전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74FB1651PCA 데이터시트(PDF) 2 Page - Texas Instruments

부품명 SN74FB1651PCA
상세설명  17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SN74FB1651PCA 데이터시트(HTML) 2 Page - Texas Instruments

  SN74FB1651PCA Datasheet HTML 1Page - Texas Instruments SN74FB1651PCA Datasheet HTML 2Page - Texas Instruments SN74FB1651PCA Datasheet HTML 3Page - Texas Instruments SN74FB1651PCA Datasheet HTML 4Page - Texas Instruments SN74FB1651PCA Datasheet HTML 5Page - Texas Instruments SN74FB1651PCA Datasheet HTML 6Page - Texas Instruments SN74FB1651PCA Datasheet HTML 7Page - Texas Instruments SN74FB1651PCA Datasheet HTML 8Page - Texas Instruments SN74FB1651PCA Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
SN74FB1651
17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER
WITH BUFFERED CLOCK LINE
SCBS177L – OCTOBER 1993 – REVISED SEPTEMBER 1999
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description
The SN74FB1651 device contains an 8-bit and a 9-bit transceiver with a buffered clock. The clock and the
transceivers are designed to translate signals between TTL and backplane transceiver-logic (BTL)
environments. It is designed specifically to be compatible with IEEE Std 1194.1-1991.
The B port operates at BTL-signal levels. The open-collector B ports are specified to sink 100 mA. Two output
enables (OEB and OEB) are provided for the B outputs. When OEB is low, OEB is high, or VCC is less than 2.1 V,
the B port is turned off.
The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the B port when the
A-port output enable (OEA) is high. When OEA is low or when VCC is less than 2.1 V, the A outputs are in the
high-impedance state.
BIAS VCC establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when VCC is not connected.
BG VCC and BG GND are the supply inputs for the bias generator.
The SN74FB1651 is characterized for operation from 0
°C to 70°C.
Function Tables
TRANSCEIVER
INPUTS
FUNCTION
OEA
OEA
OEB
OEB
FUNCTION
X
X
H
L
A data to B bus
L
H
X
X
B data to A bus
L
H
H
L
A data to B bus, B data to A bus
X
X
L
X
B bus isolation
X
XX
H
B-bus isolation
H
X
X
X
A bus isolation
X
L
X
X
A-bus isolation
STORAGE MODE
INPUTS
FUNCTION
LE
CLK
FUNCTION
H
X
Transparent
L
Store data
L
L
Storage


유사한 부품 번호 - SN74FB1651PCA

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74FB1651PCA TI-SN74FB1651PCA Datasheet
199Kb / 12P
[Old version datasheet]   17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE
More results

유사한 설명 - SN74FB1651PCA

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74FB1651 TI-SN74FB1651_06 Datasheet
199Kb / 12P
[Old version datasheet]   17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE
SN74FB1653 TI-SN74FB1653 Datasheet
201Kb / 12P
[Old version datasheet]   17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE
SN74FB1650 TI-SN74FB1650 Datasheet
157Kb / 10P
[Old version datasheet]   18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER
logo
Fairchild Semiconductor
GTLP16616 FAIRCHILD-GTLP16616 Datasheet
72Kb / 10P
   17-Bit TTL/GTLP Bus Transceiver with Buffered Clock
GTLP16617 FAIRCHILD-GTLP16617 Datasheet
74Kb / 10P
   17-Bit TTL/GTLP Synchronous Bus Transceiver with Buffered Clock
logo
Texas Instruments
SN74GTL16616 TI-SN74GTL16616_06 Datasheet
160Kb / 14P
[Old version datasheet]   17-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
logo
Fairchild Semiconductor
GTLP17T616 FAIRCHILD-GTLP17T616 Datasheet
93Kb / 10P
   17-Bit LVTTL/GTLP Bus Transceiver with Buffered Clock
logo
Texas Instruments
SN74FB2040 TI-SN74FB2040 Datasheet
136Kb / 9P
[Old version datasheet]   8-BIT TTL/BTL TRANSCEIVER
SN74FB2041A TI-SN74FB2041A Datasheet
149Kb / 10P
[Old version datasheet]   7-BIT TTL/BTL TRANSCEIVER
SN74GTLPH1616 TI1-SN74GTLPH1616 Datasheet
351Kb / 18P
[Old version datasheet]   17-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com