전자부품 데이터시트 검색엔진 |
|
BU2394KN 데이터시트(PDF) 3 Page - Rohm |
|
BU2394KN 데이터시트(HTML) 3 Page - Rohm |
3 / 17 page 3/16 BU2396N(VDD=3.3V, Ta=25℃, Crystal =12.000000MHz, unless otherwise specified.) Parameter Symbol Limit Unit Condition Min. Typ. Max. 【Action circuit current】 IDD - 23 35 mA At no load 【Output H voltage】 TGCLK VOHT VDD-0.5 - - V When current load =-5.0mA VCLK VOHV VDD-0.5 - - V When current load =-5.0mA UCLK VOHU VDD-0.5 - - V When current load =-5.0mA 【Output L voltage】 TGCLK VOLT - - 0.5 V When current load =5.0mA VCLK VOLV - - 0.5 V When current load =5.0mA UCLK VOLU - - 0.5 V When current load =5.0mA 【Pull-Up resistance value】 TGCLK_SEL1 TGCLK_SEL2 Pull-up R 125 250 375 KΩ Specified by a current value running when a voltage of 0V is applied to a measuring pin. (R=VDD/I) 【Pull-Down resistance value】 TGCLK_EN, TGCLK_PD VCLK_EN, VCLK_PD Pull-down R 25 50 75 KΩ Specified by a current value running when a VDD is applied to a measuring pin. (R=VDD/I) 【Output frequency】 TGCLK SEL1:L SEL2:L TGCLK1 24.000000 MHz XTAL×(48/4)/6 TGCLK SEL1:L SEL2:H TGCLK2 30.000000 MHz XTAL×(60/4)/6 TGCLK SEL1:H TGCLK3 36.000000 MHz XTAL×(54/3)/6 VCLK VCLK 27.000000 MHz XTAL×(54/3)/8 UCLK UCLK 12.000000 MHz XTAL output 【Output waveform】 Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 20% from 80% of VDD. 【Jitter】 Period-Jitter 1σ P-J1σ 50 psec ※1 Period-Jitter MIN-MAX P-J MIN-MAX 300 psec ※2 【Output Lock-Time】 Tlock 1 msec ※3 Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to XTALIN. If the input frequency is set to 12.000000MHz, the output frequency will be as listed above. Common to BU2394KN, BU2396KN ※1 Period-Jitter 1σ This parameter represents standard deviation (=1σ) on cycle distribution data at the time when the output clock cycles are sampled 1000 times consecutively with the TDS7104 Digital Phosphor Oscilloscope of Tektronix Japan, Ltd. ※2 Period-Jitter MIN-MAX This parameter represents a maximum distribution width on cycle distribution data at the time when the output clock cycles are sampled 1000 times consecutively with the TDS7104 Digital Phosphor Oscilloscope of Tektronix Japan, Ltd. ※3 Output Lock-Time The Lock-Time represents elapsed time after power supply turns ON to reach a 3.0V voltage, after the system is switched from Power-Down state to normal operation state, or after the output frequency is switched, until it is stabilized at a specified frequency, respectively. |
유사한 부품 번호 - BU2394KN_08 |
|
유사한 설명 - BU2394KN_08 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |