전자부품 데이터시트 검색엔진 |
|
74LVC1G14GM 데이터시트(PDF) 7 Page - NXP Semiconductors |
|
74LVC1G14GM 데이터시트(HTML) 7 Page - NXP Semiconductors |
7 / 16 page 74LVC1G14_7 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 07 — 18 July 2007 7 of 16 NXP Semiconductors 74LVC1G14 Single Schmitt-trigger inverter 13. Waveforms Measurement points are given in Table 10. VOL and VOH are typical output voltage levels that occur with the output load. Fig 7. The data input (A) to output (Y) propagation delays mna640 tPHL tPLH VM VM A input Y output GND VI VOH VOL Table 10. Measurement points Supply voltage Input Output VCC VM VM 1.65 V to 1.95 V 0.5VCC 0.5VCC 2.3 V to 2.7 V 0.5VCC 0.5VCC 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 1.5 V 1.5 V 4.5 V to 5.5 V 0.5VCC 0.5VCC Test data is given in Table 11. Definitions for test circuit: RL = Load resistance. CL = Load capacitance including jig and probe capacitance. RT = Termination resistance should be equal to the output impedance Zo of the pulse generator. VEXT = External voltage for measuring switching times. Fig 8. Load circuit for switching times VEXT VCC VI VO mna616 DUT CL RT RL RL G |
유사한 부품 번호 - 74LVC1G14GM |
|
유사한 설명 - 74LVC1G14GM |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |