전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74LVC74ADB 데이터시트(PDF) 1 Page - NXP Semiconductors

부품명 74LVC74ADB
상세설명  Dual D-type flip-flop with set and reset; positive-edge trigger
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

74LVC74ADB 데이터시트(HTML) 1 Page - NXP Semiconductors

  74LVC74ADB Datasheet HTML 1Page - NXP Semiconductors 74LVC74ADB Datasheet HTML 2Page - NXP Semiconductors 74LVC74ADB Datasheet HTML 3Page - NXP Semiconductors 74LVC74ADB Datasheet HTML 4Page - NXP Semiconductors 74LVC74ADB Datasheet HTML 5Page - NXP Semiconductors 74LVC74ADB Datasheet HTML 6Page - NXP Semiconductors 74LVC74ADB Datasheet HTML 7Page - NXP Semiconductors 74LVC74ADB Datasheet HTML 8Page - NXP Semiconductors 74LVC74ADB Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 16 page
background image
1.
General description
The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (D) inputs,
clock (CP) inputs, set (SD) and (RD) inputs, and complementary Q and Q outputs.
The set and reset are asynchronous active LOW inputs and operate independently of the
clock input. Information on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time
prior to the LOW-to-HIGH clock transition, for predictable operation.
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and
fall times.
2.
Features
I 5 V tolerant inputs for interlacing with 5 V logic
I Wide supply voltage range from 1.2 V to 3.6 V
I CMOS low power consumption
I Direct interface with TTL levels
I Complies with JEDEC standard JESD8-B/JESD36
I ESD protection:
N HBM JESD22-A114D exceeds 2000 V
N CDM JESD22-C101C exceeds 1000 V
I Specified from −40 °C to +85 °C and −40 °C to 125 °C
3.
Ordering information
74LVC74A
Dual D-type flip-flop with set and reset; positive-edge trigger
Rev. 06 — 4 June 2007
Product data sheet
Table 1.
Ordering information
Type number
Package
Temperature range
Name
Description
Version
74LVC74AD
−40 °C to +125 °C
SO14
plastic small outline package; 14 leads;
body width 3.9 mm
SOT108-1
74LVC74ADB
−40 °C to +125 °C
SSOP14
plastic shrink small outline package; 14 leads;
body width 5.3 mm
SOT337-1
74LVC74APW
−40 °C to +125 °C
TSSOP14
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
SOT402-1
74LVC74ABQ
−40 °C to +125 °C
DHVQFN14 plastic dual in-line compatible thermal enhanced very thin
quad flat package; no leads; 14 terminals;
body 2.5
× 3 × 0.85 mm
SOT762-1


유사한 부품 번호 - 74LVC74ADB

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74LVC74ADB PHILIPS-74LVC74ADB Datasheet
99Kb / 10P
   Dual D-type flip-flop with set and reset; positive-edge trigger
1998 Jun 17
More results

유사한 설명 - 74LVC74ADB

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
74LVC74A PHILIPS-74LVC74A Datasheet
99Kb / 10P
   Dual D-type flip-flop with set and reset; positive-edge trigger
1998 Jun 17
logo
Integral Corp.
IN74LV74 INTEGRAL-IN74LV74 Datasheet
161Kb / 7P
   Dual D-type flip-flop with set and reset; positive-edge trigger
logo
Nexperia B.V. All right...
74HC74-Q100 NEXPERIA-74HC74-Q100 Datasheet
798Kb / 19P
   Dual D-type flip-flop with set and reset; positive edge-trigger
74LVC74A-Q100 NEXPERIA-74LVC74A-Q100 Datasheet
722Kb / 18P
   Dual D-type flip-flop with set and reset; positive-edge trigger
74LV74 NEXPERIA-74LV74 Datasheet
251Kb / 15P
   Dual D-type flip-flop with set and reset; positive-edge trigger
Rev. 5 - 24 March 2021
74LV74-Q100 NEXPERIA-74LV74-Q100 Datasheet
1Mb / 17P
   Dual D-type flip-flop with set and reset; positive-edge trigger
74AHC74-Q100 NEXPERIA-74AHC74-Q100 Datasheet
752Kb / 19P
   Dual D-type flip-flop with set and reset positive-edge trigger
74ABT74 NEXPERIA-74ABT74 Datasheet
227Kb / 13P
   Dual D-type flip-flop with set and reset; positive edge-trigger
Rev. 3 - 12 October 2020
74LVC74A NEXPERIA-74LVC74A Datasheet
266Kb / 16P
   Dual D-type flip-flop with set and reset; positive-edge trigger
Rev. 9 - 20 August 2021
logo
NXP Semiconductors
74LV74 PHILIPS-74LV74 Datasheet
125Kb / 12P
   Dual D-type flip-flop with set and reset; positive-edge trigger
1998 Apr 20
74HC74D-T NXP-74HC74D-T Datasheet
125Kb / 22P
   Dual D-type flip-flop with set and reset; positive-edge trigger
2003 Jul 10
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com