전자부품 데이터시트 검색엔진
Selected language     Korean  ▼
부품명
         상세내용
Preview PDF Download HTML-1page HTML-10pages

MC68HC11EA9MFN2 데이터시트(Datasheet) 52 Page - Freescale Semiconductor, Inc

부품명 MC68HC11EA9MFN2
상세내용  8-Bit Microcontrollers
PDF  58 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo 

 52 page
background image
MC68HC11EA9
52
MC68HC11EA9TS/D
ILIE — Idle Line Interrupt Enable
0 = IDLE interrupts disabled
1 = SCI interrupt requested when IDLE status flag is set
TE — Transmitter Enable
0 = Transmitter disabled
1 = Transmitter enabled
RE — Receiver Enable
0 = Receiver disabled
1 = Receiver enabled
RWU — Receiver Wake-Up Control
0 = Normal SCI receiver
1 = Wake-up enabled and receiver interrupts inhibited
SBK — Send Break
0 = Break generator off
1 = Break codes generated as long as SBK = 1
TDRE — Transmit Data Register Empty Flag
Set if transmit data can be written to SCDR; if TDRE = 0, transmit data register is busy. Cleared by
SCSR1 read with TDRE set, followed by SCDR write.
0 = Transmit data register contains data and is busy
1 = Transmit data register is empty and SCDR can be written
TC — Transmit Complete Flag
Set if transmitter is idle (no data, preamble, or break transmission in progress). Cleared by SCSR1 read
with TC set, followed by SCDR write.
0 = Transmitter is busy
1 = Transmitter is idle and SCDR can be written
RDRF — Receive Data Register Full Flag
Set if a received character is ready to be read from SCDR. Cleared by SCSR1 read with RDRF set,
followed by SCDR read.
IDLE — Idle Line Detected Flag
Once cleared, IDLE is set again until the RxD line has been active and becomes idle once more. IDLE
flag is inhibited when RWU = 1. Set if the RxD line is idle. Cleared by SCSR1 read with IDLE set, fol-
lowed by SCDR read.
OR — Overrun Error Flag
Set if a new character is received before a previously received character is read from SCDR. Cleared
by SCSR1 read with OR set, followed by SCDR read.
NF — Noise Error Flag
Set if majority sample logic detects anything other than a unanimous decision. Cleared by SCSR1 read
with NF set, followed by SCDR read.
FE — Framing Error
Set if a zero is detected where a stop bit was expected. Cleared by SCSR1 read with FE set, followed
by SCDR read.
SCSR1 —
SCI Status Register 1
$102C
BIT 7
654321
BIT 0
TDRE
TC
RDRF
IDLE
OR
NF
FE
PF
RESET:
00000000
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com




Html 페이지

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58 


데이터시트




링크 URL

ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl