전자부품 데이터시트 검색엔진 |
|
CAT28C256NA-12T 데이터시트(PDF) 6 Page - ON Semiconductor |
|
CAT28C256NA-12T 데이터시트(HTML) 6 Page - ON Semiconductor |
6 / 14 page CAT28C256 http://onsemi.com 6 DEVICE OPERATION Read Data stored in the CAT28C256 is transferred to the data bus when WE is held high, and both OE and CE are held low. The data bus is set to a high impedance state when either CE or OE goes high. This 2−line control architecture can be used to eliminate bus contention in a system environment. Byte Write A write cycle is executed when both CE and WE are low, and OE is high. Write cycles can be initiated using either WE or CE, with the address input being latched on the falling edge of WE or CE, whichever occurs last. Data, conversely, is latched on the rising edge of WE or CE, whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 5 ms. Figure 4. Read Cycle ADDRESS DATA OUT DATA VALID DATA VALID HIGH−Z tOHZ tHZ tAA tOH tOE tOLZ tCE tLZ tRC VIH CE OE WE Figure 5. Byte Write Cycle [WE Controlled] ADDRESS DATA OUT DATA IN DATA VALID HIGH−Z WE OE CE tAH tAS tCS tCH tWP tOES tOEH tBLC tDS tDH tWC |
유사한 부품 번호 - CAT28C256NA-12T |
|
유사한 설명 - CAT28C256NA-12T |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |