전자부품 데이터시트 검색엔진 |
|
LM3S8730-EQR50-A2T 데이터시트(PDF) 63 Page - Texas Instruments |
|
LM3S8730-EQR50-A2T 데이터시트(HTML) 63 Page - Texas Instruments |
63 / 551 page 6 System Control System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting. 6.1 Functional Description The System Control module provides the following capabilities: ■ Device identification (see “Device Identification” on page 63) ■ Local control, such as reset (see “Reset Control” on page 63), power (see “Power Control” on page 66) and clock control (see “Clock Control” on page 68) ■ System control (Run, Sleep, and Deep-Sleep modes); see “System Control” on page 73 6.1.1 Device Identification Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the DID0, DID1, and DC0-DC4 registers. 6.1.2 Reset Control This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence. 6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins Two pins, CMOD0 and CMOD1, are defined for internal use for testing the microcontroller during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground. 6.1.2.2 Reset Sources The controller has five sources of reset: 1. External reset input pin (RST) assertion; see “External RST Pin” on page 64. 2. Power-on reset (POR); see “Power-On Reset (POR)” on page 63. 3. Internal brown-out (BOR) detector; see “Brown-Out Reset (BOR)” on page 65. 4. Software-initiated reset (with the software reset registers); see “Software Reset” on page 66. 5. A watchdog timer reset condition violation; see “Watchdog Timer Reset” on page 66. After a reset, the Reset Cause (RESC) register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the RESC register are cleared except for the POR indicator. 6.1.2.3 Power-On Reset (POR) Note: The power-on reset also resets the JTAG controller. An external reset does not. 63 June 22, 2010 Texas Instruments-Production Data Stellaris® LM3S8730 Microcontroller |
유사한 부품 번호 - LM3S8730-EQR50-A2T |
|
유사한 설명 - LM3S8730-EQR50-A2T |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |