전자부품 데이터시트 검색엔진 |
|
TPD2EUSB30DRTR 데이터시트(PDF) 2 Page - Texas Instruments |
|
|
TPD2EUSB30DRTR 데이터시트(HTML) 2 Page - Texas Instruments |
2 / 15 page GND D2+ D2- D1+ D1- GND D+ D– TPD2EUSB30, TPD4EUSB30 SLVSAC2 – AUGUST 2010 www.ti.com ORDERING INFORMATION TA PACKAGE(1) (2) ORDERABLE PART NUMBER TOP-SIDE MARKING SOT – DRT Tape and reel TPD2EUSB30DRTR 5PX –40°C to 85°C SON – DQA Tape and reel TPD4EUSB30DQAR 66R (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. CIRCUIT DIAGRAMS TPD4EUSB30DQA Circuit TPD2EUSB30DRT Circuit TERMINAL FUNCTIONS TERMINAL TYPE DESCRIPTION DRT NAME DQA PIN NO. PIN NO. Dx+, 1, 1,2, High-speed ESD clamp, provides ESD protection to the high-speed differential ESD port Dx– 2 4, 5 data lines GND 3 3, 8 GND Ground 6, 7, N.C. Not normally connected 9, 10 2 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated Product Folder Link(s): TPD2EUSB30, TPD4EUSB30 |
유사한 부품 번호 - TPD2EUSB30DRTR |
|
유사한 설명 - TPD2EUSB30DRTR |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |