전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SSTUH32864EC 데이터시트(PDF) 1 Page - NXP Semiconductors

부품명 SSTUH32864EC
상세설명  1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SSTUH32864EC 데이터시트(HTML) 1 Page - NXP Semiconductors

  SSTUH32864EC Datasheet HTML 1Page - NXP Semiconductors SSTUH32864EC Datasheet HTML 2Page - NXP Semiconductors SSTUH32864EC Datasheet HTML 3Page - NXP Semiconductors SSTUH32864EC Datasheet HTML 4Page - NXP Semiconductors SSTUH32864EC Datasheet HTML 5Page - NXP Semiconductors SSTUH32864EC Datasheet HTML 6Page - NXP Semiconductors SSTUH32864EC Datasheet HTML 7Page - NXP Semiconductors SSTUH32864EC Datasheet HTML 8Page - NXP Semiconductors SSTUH32864EC Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 20 page
background image
1.
General description
The SSTUH32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer designed
for 1.7 V to 1.9 V VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The
control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized
to drive the DDR2 DIMM load.
The SSTUH32864 operates from a differential clock (CK and CK). Data are registered at
the crossing of CK going HIGH, and CK going LOW.
The C0 input controls the pinout configuration of the 1 : 2 pinout from A configuration
(when LOW) to B configuration (when HIGH). The C1 input controls the pinout
configuration from 25-bit 1 : 1 (when LOW) to 14-bit 1 : 2 (when HIGH).
The device supports low-power standby operation. When the reset input (RESET) is LOW,
the differential input receivers are disabled, and un-driven (floating) data, clock and
reference voltage (VREF) inputs are allowed. In addition, when RESET is LOW all
registers are reset, and all outputs are forced LOW. The LVCMOS RESET and Cn inputs
must always be held at a valid logic HIGH or LOW level.
To ensure defined outputs from the register before a stable clock has been supplied,
RESET must be held in the LOW state during power-up.
In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with
respect to CK and CK. Therefore, no timing relationship can be guaranteed between the
two. When entering reset, the register will be cleared and the data outputs will be driven
LOW quickly, relative to the time to disable the differential input receivers. However, when
coming out of reset, the register will become active quickly, relative to the time to enable
the differential input receivers. As long as the data inputs are LOW, and the clock is stable
during the time from the LOW-to-HIGH transition of RESET until the input receivers are
fully enabled, the design of the SSTUH32864 must ensure that the outputs will remain
LOW, thus ensuring no glitches on the output.
The device monitors both DCS and CSR inputs and will gate the Qn outputs from
changing states when both DCS and CSR inputs are HIGH. If either DCS or CSR input is
LOW, the Qn outputs will function normally. The RESET input has priority over the DCS
and CSR control and will force the outputs LOW. If the DCS-control functionality is not
desired, then the CSR input can be hardwired to ground, in which case the setup time
requirement for DCS would be the same as for the other Dn data inputs.
The SSTUH32864 is available in a 96-ball, low profile fine-pitch ball grid array (LFBGA96)
package.
SSTUH32864
1.8 V high output drive configurable registered buffer for
DDR2 RDIMM applications
Rev. 01 — 22 April 2005
Product data sheet


유사한 부품 번호 - SSTUH32864EC

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
SSTUH32865 PHILIPS-SSTUH32865 Datasheet
154Kb / 28P
   1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications
Rev. 01-11 March 2005
SSTUH32865ET PHILIPS-SSTUH32865ET Datasheet
154Kb / 28P
   1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications
Rev. 01-11 March 2005
SSTUH32865ET/G PHILIPS-SSTUH32865ET/G Datasheet
154Kb / 28P
   1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications
Rev. 01-11 March 2005
SSTUH32866 PHILIPS-SSTUH32866 Datasheet
158Kb / 28P
   1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2 RDIMM applications
Rev. 01-13 May 2005
SSTUH32866EC PHILIPS-SSTUH32866EC Datasheet
158Kb / 28P
   1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2 RDIMM applications
Rev. 01-13 May 2005
More results

유사한 설명 - SSTUH32864EC

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
SSTU32864 PHILIPS-SSTU32864 Datasheet
127Kb / 21P
   1.8 V configurable registered buffer for DDR2 RDIMM applications
Rev. 02-22 October 2004
SSTUA32864 NXP-SSTUA32864_07 Datasheet
124Kb / 20P
   1.8 V configurable registered buffer for DDR2-667 RDIMM applications
Rev. 02-9 March 2007
SSTUB32864 NXP-SSTUB32864 Datasheet
121Kb / 19P
   1.8 V configurable registered buffer for DDR2-800 RDIMM applications
Rev. 02-26 March 2007
SSTUA32864 PHILIPS-SSTUA32864 Datasheet
112Kb / 19P
   1.8 V configurable registered buffer for DDR2-667 RDIMM applications
Rev. 01-12 May 2005
SSTUH32865 PHILIPS-SSTUH32865 Datasheet
154Kb / 28P
   1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications
Rev. 01-11 March 2005
SSTUB32868 NXP-SSTUB32868 Datasheet
264Kb / 30P
   1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications
Rev. 04-22 April 2010
SSTUM32868 NXP-SSTUM32868 Datasheet
177Kb / 30P
   1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications
Rev. 02-2 March 2007
SSTUG32868 NXP-SSTUG32868 Datasheet
174Kb / 29P
   1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications
Rev. 01-23 April 2007
SSTUH32866 PHILIPS-SSTUH32866 Datasheet
158Kb / 28P
   1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2 RDIMM applications
Rev. 01-13 May 2005
SSTUA32S865 NXP-SSTUA32S865 Datasheet
160Kb / 29P
   1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-667 RDIMM applications
Rev. 02-16 March 2007
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com