전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SSTUH32866 데이터시트(PDF) 9 Page - NXP Semiconductors

부품명 SSTUH32866
상세설명  1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2 RDIMM applications
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SSTUH32866 데이터시트(HTML) 9 Page - NXP Semiconductors

Back Button SSTUH32866 Datasheet HTML 5Page - NXP Semiconductors SSTUH32866 Datasheet HTML 6Page - NXP Semiconductors SSTUH32866 Datasheet HTML 7Page - NXP Semiconductors SSTUH32866 Datasheet HTML 8Page - NXP Semiconductors SSTUH32866 Datasheet HTML 9Page - NXP Semiconductors SSTUH32866 Datasheet HTML 10Page - NXP Semiconductors SSTUH32866 Datasheet HTML 11Page - NXP Semiconductors SSTUH32866 Datasheet HTML 12Page - NXP Semiconductors SSTUH32866 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
9397 750 14199
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 13 May 2005
9 of 28
Philips Semiconductors
SSTUH32866
1.8 V high-drive DDR2 configurable registered buffer with parity
cascaded to the PAR_IN of the second register. The QERR output of the first register is
left floating and the valid error information is latched on the QERR output of the second
register.
If an error occurs and the QERR output is driven LOW, it stays latched LOW for two clock
cycles or until RESET is driven LOW. The DIMM-dependent signals (DCKE, DCS, DODT,
and CSR) are not included in the parity check computation.
The device supports low-power standby operation. When RESET is LOW, the differential
input receivers are disabled, and undriven (floating) data, clock and reference voltage
(VREF) inputs are allowed. In addition, when RESET is LOW all registers are reset, and
all outputs are forced LOW. The LVCMOS RESET input must always be held at a valid
logic HIGH or LOW level.
The device also supports low-power active operation by monitoring both system chip
select (DCS and CSR) inputs and will gate the Qn and PPO outputs from changing states
when both DCS and CSR inputs are HIGH. If either DCS or CSR input is LOW, the Qn
and PPO outputs will function normally. The RESET input has priority over the DCS and
CSR control and when driven LOW will force the Qn and PPO outputs LOW, and the
QERR output HIGH. If the DCS control functionality is not desired, then the CSR input can
be hard-wired to ground, in which case, the setup time requirement for DCS would be the
same as for the other Dn data inputs. To control the low-power mode with DCS only, then
the CSR input should be pulled up to VDD through a pull-up resistor.
To ensure defined outputs from the register before a stable clock has been supplied,
RESET must be held in the LOW state during power-up.
In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with
respect to CK and CK. Therefore, no timing relationship can be guaranteed between the
two. When entering reset, the register will be cleared and the Qn outputs will be driven
LOW quickly, relative to the time to disable the differential input receivers. However, when
coming out of reset, the register will become active quickly, relative to the time to enable
the differential input receivers. As long as the data inputs are LOW, and the clock is stable
during the time from the LOW-to-HIGH transition of RESET until the input receivers are
fully enabled, the design of the SSTUH32866 must ensure that the outputs will remain
LOW, thus ensuring no glitches on the output.


유사한 부품 번호 - SSTUH32866

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
SSTUH32864 PHILIPS-SSTUH32864 Datasheet
119Kb / 20P
   1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications
Rev. 01-22 April 2005
SSTUH32864EC PHILIPS-SSTUH32864EC Datasheet
119Kb / 20P
   1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications
Rev. 01-22 April 2005
SSTUH32864EC/G PHILIPS-SSTUH32864EC/G Datasheet
119Kb / 20P
   1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications
Rev. 01-22 April 2005
SSTUH32865 PHILIPS-SSTUH32865 Datasheet
154Kb / 28P
   1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications
Rev. 01-11 March 2005
SSTUH32865ET PHILIPS-SSTUH32865ET Datasheet
154Kb / 28P
   1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications
Rev. 01-11 March 2005
More results

유사한 설명 - SSTUH32866

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
SSTU32866 PHILIPS-SSTU32866 Datasheet
166Kb / 29P
   1.8 V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity for DDR2 RDIMM applications
Rev. 02-11 November 2004
SSTUM32866 NXP-SSTUM32866 Datasheet
158Kb / 28P
   1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications
Rev. 01-29 June 2007
SSTUA32866 NXP-SSTUA32866 Datasheet
161Kb / 28P
   1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications
Rev. 02-26 March 2007
SSTUB32866 PHILIPS-SSTUB32866 Datasheet
154Kb / 29P
   1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications
Rev. 02-9 October 2006
SSTUA32866 PHILIPS-SSTUA32866 Datasheet
143Kb / 27P
   1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications
Rev. 01-15 July 2005
SSTUB32866 NXP-SSTUB32866_10 Datasheet
248Kb / 30P
   1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications
Rev. 04-15 April 2010
SSTUH32865 PHILIPS-SSTUH32865 Datasheet
154Kb / 28P
   1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications
Rev. 01-11 March 2005
SSTUB32868 NXP-SSTUB32868 Datasheet
264Kb / 30P
   1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications
Rev. 04-22 April 2010
SSTUM32868 NXP-SSTUM32868 Datasheet
177Kb / 30P
   1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications
Rev. 02-2 March 2007
SSTUG32868 NXP-SSTUG32868 Datasheet
174Kb / 29P
   1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications
Rev. 01-23 April 2007
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com