전자부품 데이터시트 검색엔진 |
|
SST25WF010 데이터시트(PDF) 8 Page - Silicon Storage Technology, Inc |
|
SST25WF010 데이터시트(HTML) 8 Page - Silicon Storage Technology, Inc |
8 / 32 page 8 Data Sheet 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit 1.8V SPI Serial Flash SST25WF512 / SST25WF010 / SST25WF020 / SST25WF040 ©2009 Silicon Storage Technology, Inc. S71328-08-000 11/09 Block-Protection (BP2, BP1, BP0) The Block-Protection (BP1, BP0) bits define the size of the memory area to be software protected against any mem- ory Write (Program or Erase) operation, see Tables 5-7. The Write-Status-Register (WRSR) instruction is used to program the BP1 and BP0 bits as long as WP# is high or the Block-Protect-Lock (BPL) bit is ‘0’. Chip-Erase can only be executed if Block-Protection bits are all ‘0’. After power- up, BP2, BP1, and BP0 are set to defaults. See Table 4 for defaults at power-up. Block Protection Lock-Down (BPL) When the WP# pin is driven low (VIL), it enables the Block- Protection-Lock-Down (BPL) bit. When BPL is set to ‘1’, it prevents any further alteration of the BPL, BP1, and BP0 bits. When the WP# pin is driven high (VIH), the BPL bit has no effect and its value is ‘Don’t Care’. After power-up, the BPL bit is reset to ‘0’. TABLE 5: Software Status Register Block Protection for SST25WF512 Protection Level Status Register Bit Protected Memory Address BP11 1. Default at power-up for BP1 and BP0 is ‘11’. BP0 512 Kbit None 0 0 None 1 (Upper Quarter Memory) 0 1 00C000H-00FFFFH 2 (Upper Half Memory) 1 0 008000H-00FFFFH 3 (Full Memory) 1 1 000000H-00FFFFH T5.1 1328 TABLE 6: Software Status Register Block Protection for SST25WF010 Protection Level Status Register Bit Protected Memory Address BP11 1. Default at power-up for BP1 and BP0 is ‘11’. BP0 1 Mbit None 0 0 None 1 (Upper Quarter Memory) 0 1 018000H-01FFFFH 2 (Upper Half Memory) 1 0 010000H-01FFFFH 3 (Full Memory) 1 1 000000H-01FFFFH T6.0 1328 TABLE 7: Software Status Register Block Protection for SST25WF020 Protection Level Status Register Bit Protected Memory Address BP11 1. Default at power-up for BP1 and BP0 is ‘11’. BP0 2 Mbit None 0 0 None 1 (Upper Quarter Memory) 0 1 030000H-03FFFFH 2 (Upper Half Memory) 1 0 020000H-03FFFFH 3 (Full Memory) 1 1 000000H-03FFFFH T7.0 1328 |
유사한 부품 번호 - SST25WF010 |
|
유사한 설명 - SST25WF010 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |