전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74ACT715S-RSC 데이터시트(PDF) 2 Page - Fairchild Semiconductor

부품명 74ACT715S-RSC
상세설명  Programmable Video Sync Generator
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FAIRCHILD [Fairchild Semiconductor]
홈페이지  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74ACT715S-RSC 데이터시트(HTML) 2 Page - Fairchild Semiconductor

  74ACT715S-RSC Datasheet HTML 1Page - Fairchild Semiconductor 74ACT715S-RSC Datasheet HTML 2Page - Fairchild Semiconductor 74ACT715S-RSC Datasheet HTML 3Page - Fairchild Semiconductor 74ACT715S-RSC Datasheet HTML 4Page - Fairchild Semiconductor 74ACT715S-RSC Datasheet HTML 5Page - Fairchild Semiconductor 74ACT715S-RSC Datasheet HTML 6Page - Fairchild Semiconductor 74ACT715S-RSC Datasheet HTML 7Page - Fairchild Semiconductor 74ACT715S-RSC Datasheet HTML 8Page - Fairchild Semiconductor 74ACT715S-RSC Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 18 page
background image
©1988 Fairchild Semiconductor Corporation
www.fairchildsemi.com
74ACT715, 74ACT715-R Rev. 1.3
2
Connection Diagram
Pin Description
There are a Total of 13 inputs and 5 outputs on the
ACT715.
Data Inputs D0–D7: The Data Input pins connect to the
Address Register and the Data Input Register.
ADDR/DATA:
The ADDR/DATA signal is latched into
the device on the falling edge of the LOAD signal. The
signal determines if an address (0) or data (1) is present
on the data bus.
L/HBYTE: The L/HBYTE signal is latched into the device
on the falling edge of the LOAD signal. The signal deter-
mines if data will be read into the 8 LSB's (0) or the
4 MSB's (1) of the Data Registers. A 1 on this pin when
an ADDR/DATA is a 0 enables Auto-Load Mode.
LOAD: The LOAD control pin loads data into the
Address or Data Registers on the rising edge. ADDR/
DATA and L/HBYTE data is loaded into the device on
the falling edge of the LOAD. The LOAD pin has been
implemented as a Schmitt trigger input for better noise
immunity.
CLOCK: System CLOCK input from which all timing is
derived. The clock pin has been implemented as a
Schmitt trigger for better noise immunity. The CLOCK
and the LOAD signal are asynchronous and indepen-
dent. Output state changes occur on the falling edge of
CLOCK.
CLR: The CLEAR pin is an asynchronous input that ini-
tializes the device when it is HIGH. Initialization consists
of setting all registers to their mask programmed values,
and initializing all counters, comparators and registers.
The CLEAR pin has been implemented as a Schmitt
trigger for better noise immunity. A CLEAR pulse should
be asserted by the user immediately after power-up to
ensure proper initialization of the registers—even if the
user plans to (re)program the device.
Note: A CLEAR pulse will disable the CLOCK on the ACT715
and will enable the CLOCK on the ACT715-R.
ODD/EVEN: Output that identifies if display is in odd
(HIGH) or even (LOW) field of interlace when device is in
interlaced mode of operation. In noninterlaced mode of
operation this output is always HIGH. Data can be seri-
ally scanned out on this pin during Scan Mode.
VCSYNC: Outputs Vertical or Composite Sync signal
based on value of the Status Register. Equalization and
Serration pulses will (if enabled) be output on the
VCSYNC signal in composite mode only.
VCBLANK: Outputs Vertical or Composite Blanking
signal based on value of the Status Register.
HBLHDR: Outputs Horizontal Blanking signal, Horizon-
tal Gating signal or Cursor Position based on value of
the Status Register.
HSYNVDR: Outputs Horizontal Sync signal, Vertical
Gating signal or Vertical Interrupt signal based on value
of Status Register.


유사한 부품 번호 - 74ACT715S-RSC

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
74ACT715SC FAIRCHILD-74ACT715SC Datasheet
127Kb / 14P
   Programmable Video Sync Generator
74ACT715SC FAIRCHILD-74ACT715SC Datasheet
429Kb / 18P
   Programmable Video Sync Generator
More results

유사한 설명 - 74ACT715S-RSC

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
74ACT715 FAIRCHILD-74ACT715_1 Datasheet
429Kb / 18P
   Programmable Video Sync Generator
logo
National Semiconductor ...
LM1882 NSC-LM1882 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
logo
Fairchild Semiconductor
74ACT715 FAIRCHILD-74ACT715 Datasheet
127Kb / 14P
   Programmable Video Sync Generator
logo
National Semiconductor ...
54ACT715 NSC-54ACT715 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
logo
Harris Corporation
CD22402 HARRIS-CD22402 Datasheet
76Kb / 11P
   Sync Generator for TV Applications and Video Processing Systems
logo
Texas Instruments
LM1881MX TI1-LM1881MX Datasheet
1Mb / 18P
[Old version datasheet]   Video Sync Separator
logo
Siemens Semiconductor G...
SDA9257 SIEMENS-SDA9257 Datasheet
1Mb / 36P
   Clock Sync Generator
logo
National Semiconductor ...
LM1881 NSC-LM1881_06 Datasheet
687Kb / 12P
   Video Sync Separator
logo
NTE Electronics
NTE7049 NTE-NTE7049 Datasheet
30Kb / 3P
   Integrated Circuit CMOS-Sync Generator for TV & Video Processing Systems
logo
NXP Semiconductors
SAA1101 PHILIPS-SAA1101 Datasheet
112Kb / 18P
   Universal sync generator USG
January 1990
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com