전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FAN7530 데이터시트(PDF) 20 Page - Fairchild Semiconductor

부품명 FAN7530
상세설명  Interleaved Dual BCM PFC Controllers
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FAIRCHILD [Fairchild Semiconductor]
홈페이지  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FAN7530 데이터시트(HTML) 20 Page - Fairchild Semiconductor

Back Button FAN7530 Datasheet HTML 16Page - Fairchild Semiconductor FAN7530 Datasheet HTML 17Page - Fairchild Semiconductor FAN7530 Datasheet HTML 18Page - Fairchild Semiconductor FAN7530 Datasheet HTML 19Page - Fairchild Semiconductor FAN7530 Datasheet HTML 20Page - Fairchild Semiconductor FAN7530 Datasheet HTML 21Page - Fairchild Semiconductor FAN7530 Datasheet HTML 22Page - Fairchild Semiconductor FAN7530 Datasheet HTML 23Page - Fairchild Semiconductor FAN7530 Datasheet HTML 24Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 37 page
background image
© 2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FAN9611 / FAN9612 • Rev. 1.1.3
20
6.
Disabling the FAN9611/12
There are four ways to disable the FAN9611/12. It is
important to understand how the part reacts for the
various shutdown procedures.
a.
Pull the SS Pin to GND. This method uses the error
amplifier to stop the operation of the power supply.
By pulling the SS pin to GND, the error amplifier’s
non-inverting input is pulled to GND. The amplifier
senses that the inverting input (FB pin) is higher
than the reference voltage and tries to adjust its
output (COMP pin) to make the FB pin equal to the
reference at the SS pin. Due to the slow speed of
the voltage loop in PFC applications, this might take
several line cycles. Thus, it is important to consider
that by pulling the SS pin to GND, the power supply
is not shut down immediately. Recovery from a shut
down follows normal soft-start procedure when the
SS pin is released.
b.
Pull the FB Pin to GND. By pulling the FB pin below
the
open
feedback
protection
threshold
of
approximately 0.5V, the power supply can be shut
down immediately. It is imperative that the FB is
pulled below the threshold very quickly since the
power supply keeps switching until this threshold is
crossed. If the feedback is pulled LOW softly and
does not cross the threshold, the power supply tries
to deliver maximum power because the FB pin is
forced below the reference voltage of the error
amplifier on the SS pin. Eventually, as FB is pulled
to GND, the SS capacitor is pulled LOW by the
internal clamp between the FB and SS pins. The
SS pin stays approximately 0.5V higher than the FB
pin itself. Therefore, recovery from a shut down
state follows normal soft-start procedure when the
FB pin is released as the voltage across the SS
capacitor starts ramping from a low value.
c.
Pulling the COMP Pin to GND. When the COMP
pin is pulled below the PWM ramp offset,
approximately 0.195V, the FAN9611/12 stops
sending gate drive pulses to the power MOSFETs.
This condition is similar to pulse skipping under no-
load condition. If any load is still present at the
output of the boost PFC stage, the output voltage
decreases. Consequently, the FB pin decreases
and the SS capacitor voltage is pulled LOW by the
internal clamp between the FB and SS pins. At that
point, the operation and eventual recovery to
normal operation is similar to the mechanism
described above. If the COMP pin is held LOW for
long enough to pull the SS pin LOW, the recovery
follows normal soft-start procedure when the COMP
pin is released. If the SS capacitor is not pulled
LOW as a result of a momentary pull-down of the
COMP pin, the recovery is still soft due to the fact
that a limited current source is charging the
compensation capacitors at the output of the error
amplifier. Nevertheless, in this case, output voltage
overshoot can occur before the voltage loop enters
closed-loop operation and resumes controlling the
output voltage again.
d.
Pull the VIN Pin to GND. Since the VIN sense
circuit is configured to ride through a single line
cycle dropout test without shutting down the power
supply, this method results in a delayed shutdown
of the converter. The FAN9611/12 stops operation
approximately 20ms to 32ms after the VIN pin is
pulled LOW. The delay depends on the phase of
the line cycle at which the pull-down occurs. This
method triggers the input brownout protection (input
under-voltage lockout), which gradually discharges
the compensation capacitor. As the output voltage
decreases, the FB pin falls, pulling LOW the SS
capacitor voltage. Similarly to the shutdown, once
the VIN pin is released, operation resumes after
several milliseconds of delay needed to determine
that the input voltage is above the turn-on
threshold. At least one line cycle peak must be
detected above the turn-on threshold before
operation can resume at the following line voltage
zero-crossing. The converter starts following normal
soft-start procedure.
7.
Layout and Connection Guidelines
For high-power applications, two or more PCB layers
are recommended to effectively use the ground pattern
to minimize the switching noise interference.
The
FAN9611/12
incorporates
fast-reacting
input
circuits, short propagation delays, and strong output
stages capable of delivering current peaks over 1.5A to
facilitate fast voltage transition times. Many high-speed
power circuits can be susceptible to noise injected from
their own output or external sources, possibly causing
output re-triggering. These effects can be especially
obvious if the circuit is tested in breadboard or non-
optimal circuit layouts with long input or output leads.
The following guidelines are recommended for all layout
designs, but especially strongly for the single-layer PCB
designs. (For example of a 1-layer PCB design, see the
Application Note AN-6086.)
General
Keep high-current output and power ground paths
separate from analog input signals and signal
ground paths.
For best results, make connections to all pins as
short and direct as possible.
Power Ground and Analog Ground
Power ground (PGND) and analog ground (AGND)
should meet at one point only.
All the control components should be connected to
AGND without sharing the trace with PGND.
The return path for the gate drive current and VDD
capacitor should be connected to the PGND pin.
Minimize the ground loops between the driver
outputs (DRV1, DRV2), MOSFETs, and PGND.
Adding the by-pass capacitor for noise on the VDD
pin is recommended. It should be connected as
close to the pin as possible.


유사한 부품 번호 - FAN7530

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
FAN7530 FAIRCHILD-FAN7530 Datasheet
2Mb / 20P
   Critical Conduction Mode PFC Controller
FAN7530 FAIRCHILD-FAN7530 Datasheet
1Mb / 20P
   Critical Conduction Mode PFC Controller
FAN7530 FAIRCHILD-FAN7530 Datasheet
422Kb / 16P
   Design of Power Factor Correction Circuit
FAN7530M FAIRCHILD-FAN7530M Datasheet
2Mb / 20P
   Critical Conduction Mode PFC Controller
FAN7530M FAIRCHILD-FAN7530M Datasheet
1Mb / 20P
   Critical Conduction Mode PFC Controller
More results

유사한 설명 - FAN7530

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
FAN9611 FAIRCHILD-FAN9611 Datasheet
1Mb / 35P
   Interleaved Dual BCM PFC Controllers
FAN9611_1112 FAIRCHILD-FAN9611_1112 Datasheet
1Mb / 36P
   Interleaved Dual BCM PFC Controllers
FAN9612M FAIRCHILD-FAN9612M Datasheet
1Mb / 37P
   Interleaved Dual BCM PFC Controller
AN-9717 FAIRCHILD-AN-9717 Datasheet
5Mb / 30P
   Dual BCM PFC Controller
logo
NXP Semiconductors
TEA2376DT NXP-TEA2376DT Datasheet
483Kb / 46P
   Digital configurable interleaved PFC controller
Rev. 1 - 10 August 2023
TEA2376AT NXP-TEA2376AT Datasheet
459Kb / 43P
   Digital configurable interleaved PFC controller
Rev. 1 - 8 November 2023
TEA2376BT NXP-TEA2376BT Datasheet
466Kb / 43P
   Digital configurable interleaved PFC controller
Rev. 1 - 10 August 2023
logo
ON Semiconductor
FPAM30LH60 ONSEMI-FPAM30LH60 Datasheet
538Kb / 13P
   PFC SPM 2 Series for 2-Phase Interleaved PFC
July 2016 Rev. 1.5
FPAM50LH60 ONSEMI-FPAM50LH60 Datasheet
614Kb / 13P
   PFC SPM 2 Series for 2-Phase Interleaved PFC
June 2015 Rev. 1.4
FAN9673 ONSEMI-FAN9673 Datasheet
1Mb / 26P
   Three-Channel Interleaved CCM PFC Controller
June, 2019 ??Rev. 7
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com