전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DAC7563SDSCR 데이터시트(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
부품명 DAC7563SDSCR
상세설명  DUAL 16-/14-/12-BIT, ULTRALOW-GLITCH, LOW-POWER, BUFFERED, VOLTAGE-OUTPUT
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

DAC7563SDSCR 데이터시트(HTML) 7 Page - Texas Instruments

Back Button DAC7563SDSCR Datasheet HTML 3Page - Texas Instruments DAC7563SDSCR Datasheet HTML 4Page - Texas Instruments DAC7563SDSCR Datasheet HTML 5Page - Texas Instruments DAC7563SDSCR Datasheet HTML 6Page - Texas Instruments DAC7563SDSCR Datasheet HTML 7Page - Texas Instruments DAC7563SDSCR Datasheet HTML 8Page - Texas Instruments DAC7563SDSCR Datasheet HTML 9Page - Texas Instruments DAC7563SDSCR Datasheet HTML 10Page - Texas Instruments DAC7563SDSCR Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 56 page
background image
SCLK
SYNC
DIN
VOUT
DB23
DB0
LDAC
(1)
LDAC
(2)
CLR
t
2
t
7
t
6
t
9
t
10
t
8
t
4
t
5
t
3
t
1
t
12
t
13
t
14
t
11
DAC8562, DAC8563
DAC8162, DAC8163
DAC7562, DAC7563
www.ti.com
SLAS719C
– AUGUST 2010 – REVISED JUNE 2011
TIMING DIAGRAM
(1)
Asynchronous LDAC update mode. For more information, see the LDAC Functionality section.
(2)
Synchronous LDAC update mode; LDAC remains low. For more information, see the LDAC Functionality section.
Figure 1. Serial Write Operation
TIMING REQUIREMENTS
(1) (2)
At AVDD = 2.7 V to 5.5 V and over –40°C to 125°C (unless otherwise noted).
DAC756x/DAC816x/DAC856x
PARAMETER
UNIT
MIN
TYP
MAX
t1
SCLK falling edge to SYNC falling edge (for successful write operation)
10
ns
t2
(3)
SCLK cycle time
20
ns
t3
SYNC rising edge to 23rd SCLK falling edge (for successful SYNC interrupt)
13
ns
t4
Minimum SYNC HIGH time
80
ns
t5
SYNC to SCLK falling edge setup time
13
ns
t6
SCLK LOW time
8
ns
t7
SCLK HIGH time
8
ns
t8
SCLK falling edge to SYNC rising edge
10
ns
t9
Data setup time
6
ns
t10
Data hold time
5
ns
t11
SCLK falling edge to LDAC falling edge for asynchronous LDAC update mode
5
ns
t12
LDAC pulse duration, LOW time
10
ns
t13
CLR pulse duration, LOW time
80
ns
t14
CLR falling edge to start of VOUT transition
100
ns
(1)
All input signals are specified with tR = tF = 3 ns (10% to 90% of AVDD) and timed from a voltage level of (VINL + VINH)/2.
(2)
See the Serial Write Operation timing diagram (Figure 1).
(3)
Maximum SCLK frequency is 50 MHz at AVDD = 2.7 V to 5.5 V.
Copyright
© 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): DAC8562 DAC8563 DAC8162 DAC8163 DAC7562 DAC7563


유사한 부품 번호 - DAC7563SDSCR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
DAC7563SDSCR TI1-DAC7563SDSCR Datasheet
1Mb / 58P
[Old version datasheet]   DUAL 16-/14-/12-BIT, ULTRALOW-GLITCH, LOW-POWER, BUFFERED, VOLTAGE-OUTPUT DAC WITH 2.5-V, 4-PPM/째C INTERNAL REFERENCE IN SMALL 3-MM 횞 3-MM SON
DAC7563SDSCR TI1-DAC7563SDSCR Datasheet
1Mb / 60P
[Old version datasheet]   Internal Reference
More results

유사한 설명 - DAC7563SDSCR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
DAC8551-Q1 TI1-DAC8551-Q1 Datasheet
1Mb / 28P
[Old version datasheet]   Automotive 16-Bit, Ultralow-Glitch, Voltage-Output DAC
DAC8551-Q1 TI1-DAC8551-Q1_16 Datasheet
1Mb / 29P
[Old version datasheet]   DACx551-Q1 Automotive 16-, 12-Bit, Ultralow-Glitch, Voltage-Output DAC
DAC7553 TI1-DAC7553_14 Datasheet
1Mb / 26P
[Old version datasheet]   12-BIT, DUAL, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER
DAC7552 TI-DAC7552 Datasheet
862Kb / 22P
[Old version datasheet]   12-BIT, DUAL, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER
DAC7552 TI1-DAC7552_13 Datasheet
1Mb / 24P
[Old version datasheet]   12-BIT, DUAL, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER
DAC7553 TI-DAC7553 Datasheet
774Kb / 20P
[Old version datasheet]   12-BIT, DUAL, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER
DAC7551 TI-DAC7551 Datasheet
539Kb / 18P
[Old version datasheet]   12-BIT, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER
logo
Linear Technology
LTC1650 LINER-LTC1650 Datasheet
253Kb / 12P
   Low Glitch 16-Bit Voltage Output DAC
LTC1650 LINER-LTC1650_15 Datasheet
525Kb / 12P
   Low Glitch 16-Bit Voltage Output DAC
logo
Maxim Integrated Produc...
MAX5138 MAXIM-MAX5138_12 Datasheet
483Kb / 17P
   Low-Power, Single, 16-/12-Bit, Buffered Voltage-Output DACs
Rev 2; 10/12
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com