전자부품 데이터시트 검색엔진 |
|
LSM330DL 데이터시트(PDF) 49 Page - STMicroelectronics |
|
LSM330DL 데이터시트(HTML) 49 Page - STMicroelectronics |
49 / 54 page LSM330DL Registers description Doc ID 022018 Rev 1 49/54 7.45 INT1_DURATION_G (38h) The D6 - D0 bits set the minimum duration of the interrupt event to be recognized. The duration of the steps and maximum values depend on the ODR chosen. The WAIT bit has the following meaning: Wait =’0’: the interrupt falls immediately if the signal crosses the selected threshold Wait =’1’: if the signal crosses the selected threshold, the interrupt falls only after the duration has counted the number of samples at the selected data rate, written into the duration counter register. Figure 13. Wait disabled Table 106. INT1_DURATION_G register WAIT D6 D5 D4 D3 D2 D1 D0 Table 107. INT1_DURATION_G description WAIT WAIT enable. Default value: 0 (0: disable; 1: enable) D6 - D0 Duration value. Default value: 000 0000 |
유사한 부품 번호 - LSM330DL |
|
유사한 설명 - LSM330DL |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |