전자부품 데이터시트 검색엔진 |
|
SI4123 데이터시트(PDF) 10 Page - Silicon Laboratories |
|
SI4123 데이터시트(HTML) 10 Page - Silicon Laboratories |
10 / 36 page Si4133 10 Rev. 1.61 Figure 4. Software Power Management Timing Diagram Figure 5. Hardware Power Management Timing Diagram PDIB = 0 PDRB = 0 PDIB = 1 PDRB = 1 t pup t pdn I T I PWDN SEN SDATA RF and IF synthesizers settled to within 0.1 ppm frequency error. t pup t pdn I T I PWDN PWDN RF and IF synthesizers settled to within 0.1 ppm frequency error. |
유사한 부품 번호 - SI4123 |
|
유사한 설명 - SI4123 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |