전자부품 데이터시트 검색엔진 |
|
TC62D748BFNAG 데이터시트(PDF) 5 Page - Marktech Corporate |
|
TC62D748BFNAG 데이터시트(HTML) 5 Page - Marktech Corporate |
5 / 19 page TC62D748AFG/AFNAG/BFNAG 2010-03-05 5 Truth Table SCK SLAT OE SIN OUT0 … OUT7 … OUT15 *1 SOUT H L Dn Dn … Dn − 7 … Dn − 15 Dn − 15 L L Dn + 1 No Change Dn − 14 H L Dn + 2 Dn + 2 … Dn − 5 … Dn − 13 Dn − 13 −*2 L Dn + 3 Dn + 2 … Dn − 5 … Dn − 13 Dn − 13 −*2 H Dn + 3 OFF Dn − 13 Note1: When OUT0 to OUT15 output pins are set to "H" the respective output will be ON and when set to "L" the respective output will be OFF. Note2: “-“ is irrelevant to the truth table. Timing Diagram Note 1: The latch circuit is a leveled-latch circuit. Please exercise precaution as it is not triggered-latch circuit. Note 2: Keep the SLAT pin is set to “L” to enable the latch circuit to hold data. In addition, when the SLAT pin is set to “H” the latch circuit does not hold data. The data will instead pass onto output. When the OE pin is set to “L” the OUT0 to OUT15 output pins will go ON and OFF in response to the data. In addition, when the OE pin is set to “H” all the output pins will be forced OFF regardless of the data. SIN SLAT SCK OUT0 OUT1 SOUT OE OUT15 H L n = 0 1 2 3 4 5 6 8 H L H L H L ON OFF ON OFF ON OFF ON OFF H L 79 11 10 12 13 15 14 2 OUT |
유사한 부품 번호 - TC62D748BFNAG |
|
유사한 설명 - TC62D748BFNAG |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |