전자부품 데이터시트 검색엔진 |
|
DAC6311IDCKRG4 데이터시트(PDF) 5 Page - Texas Instruments |
|
|
DAC6311IDCKRG4 데이터시트(HTML) 5 Page - Texas Instruments |
5 / 43 page 1 2 3 6 5 4 SYNC SCLK D IN V OUT GND AV /V DD REF DAC5311 DAC6311 DAC7311 www.ti.com SBAS442A – AUGUST 2008 – REVISED AUGUST 2011 PIN CONFIGURATION DCK PACKAGE SC70-6 (TOP VIEW) Table 1. PIN DESCRIPTION PIN NAME DESCRIPTION Level-triggered control input (active low). This is the frame sychronization signal for the input data. When SYNC goes low, it enables the input shift register and data are transferred in on the falling edges of the 1 SYNC following clocks. The DAC is updated following 16th clock cycle, unless SYNC is taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DACx311. Refer to the SYNC Interrupt section for more details. 2 SCLK Serial Clock Input. Data can be transferred at rates up to 50MHz. Serial Data Input. Data is clocked into the 16-bit input shift register on the falling edge of the serial clock 3 DIN input. 4 AVDD/VREF Power Supply Input, +1.8V to 5.5V. 5 GND Ground reference point for all circuitry on the part. 6 VOUT Analog output voltage from DAC. The output amplifier has rail-to-rail operation. Copyright © 2008–2011, Texas Instruments Incorporated 5 |
유사한 부품 번호 - DAC6311IDCKRG4 |
|
유사한 설명 - DAC6311IDCKRG4 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |