전자부품 데이터시트 검색엔진 |
|
SM320C32PCMM50EP 데이터시트(PDF) 9 Page - Texas Instruments |
|
|
SM320C32PCMM50EP 데이터시트(HTML) 9 Page - Texas Instruments |
9 / 44 page SM320C32EP DIGITAL SIGNAL PROCESSOR SGUS038 − AUGUST 2002 9 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 external memory interface (continued) Up to three mutually exclusive memory areas—one program area and two data areas—can be implemented. Each memory area configuration is independent of the physical memory width and independent of the other memory areas configurations. See Figure 1. C32 Strobe- Control Registers 32-Bit CPU PRGW Pin STRB0 STRB1 IOSTRB Memory Interface 8-/16-/32-Bit Data in 8-/16-/32-Bit-Wide Memory 32-Bit Program in 16-/32-Bit- Wide Memory 8-/16-/32-Bit Data in 8-/16-/32-Bit-Wide Memory 32-Bit Data in 32-Bit-Wide Memory 32-Bit Program in 16-/32-Bit- Wide Memory 32-Bit Program in 32-Bit- Wide Memory Figure 1. C32 External Memory Interface The SM320C32-EP external memory configuration is controlled by a combination of hardware configuration and memory-mapped control registers and can be reconfigured dynamically. The signals that control external memory configuration are the PRGW, STRB0, STRB1, and IOSTRB. The signals work as follows: D The SM320C32-EP is a 32-bit microprocessor, that is, the CPU operates on 32-bit program words. The external memory interface provides the capability of fetching instructions as either 32-bit words or two 16-bit half words from consecutive addresses. Program memory width is 16 bits if the PRGW signal is high, 32 bits if the PRGW signal is low. D STRB0 and STRB1 are sets of control signals, four signals each, that are mapped to specific ranges of external memory addresses. When an address within one of these ranges is accessed by a read or write instruction (CPU or DMA), the corresponding set of control signals is activated. Figure 8 illustrates the SM320C32-EP memory map, showing the address ranges for which the strobe signals become active. The behavior of the STRB0 and STRB1 control signals is determined by the contents of the STRB0 and STRB1 control registers. The STRB0 and STRB1 control registers each have a field that specifies the physical memory width (8, 16, or 32 bits) of the external memory address ranges they control. Another field specifies the data width (8, 16, or 32 bits) of the data contained in those addresses. The values in these fields are not required to match. For example, a 32-bit-wide physical memory space can be configured to segment each 32-bit word into four consecutive 8-bit locations, each having its own address. Each control signal set has two pins (STRBx_B2/A−2 and STRBx_B3/A−1) that can act as either byte-enable (chip-select) pins or address pins, and two dedicated byte-enable (chip-select) pins (STRBx_B0 and STRBx_B1). The pin functions are determined by the physical memory width specified in the corresponding control register: |
유사한 부품 번호 - SM320C32PCMM50EP |
|
유사한 설명 - SM320C32PCMM50EP |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |