전자부품 데이터시트 검색엔진 |
|
SN74AUP2G34DRYR 데이터시트(PDF) 1 Page - Texas Instruments |
|
|
SN74AUP2G34DRYR 데이터시트(HTML) 1 Page - Texas Instruments |
1 / 19 page 4 2 3 2A GND 1A 2Y 1 DCKPACKAGE (TOP VIEW) 1Y 6 V CC 5 2A 2Y 3 4 GND 2 5 1A 6 1 V CC 1Y DSFPACKAGE (TOP VIEW) YFP PACKAGE (TOP VIEW) 2A 1Y GND 5 4 2 3 1A 2Y 1 DRY PACKAGE (TOP VIEW) 6 V CC 2A 1A 2Y 1Y GND 3 6 2 1 4 5 V CC A1 B1 C1 A2 B2 C2 (A) Single, dual, and triple gates Static-Power Consumption (µA) AUP AUP 3.3-V Logic (A) 0% 20% 40% 60% 80% 100% Dynamic-Power Consumption (pF) AUP AUP 3.3-V Logic (A) 0% 20% 40% 60% 80% 100% Switching Characteristics at 25 MHz (A) -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 0 5 10 15 20 25 30 35 40 45 Time (ns) Output Input (A) SN74AUP2Gxx data at C = 15 pF. L SN74AUP2G34 www.ti.com SCES751B – SEPTEMBER 2009 – REVISED MARCH 2010 LOW-POWER DUAL BUFFER GATE Check for Samples: SN74AUP2G34 1 FEATURES • Available in the Texas Instruments NanoStar™ • Optimized for 3.3-V Operation Package • 3.6-V I/O Tolerant to Support Mixed-Mode • Low Static-Power Consumption: Signal Operation ICC = 0.9 mA Max • tpd = 4.3 ns Max at 3.3 V • Low Dynamic-Power Consumption: • Suitable for Point-to-Point Applications Cpd = 4.3 pF Typ at 3.3 V • Latch-Up Performance Exceeds 100 mA Per • Low Input Capacitance: Ci = 1.5 pF Typ JESD 78, Class II • Low Noise: Overshoot and Undershoot • ESD Performance Tested Per JESD 22 <10% of VCC – 2000-V Human-Body Model • Ioff Supports Partial-Power-Down Mode (A114-B, Class II) Operation – 1000-V Charged-Device Model (C101) • Wide Operating VCC Range of 0.8 V to 3.6 V See mechanical drawings for dimensions. DESCRIPTION/ORDERING INFORMATION The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2). Figure 1. AUP – The Lowest-Power Family Figure 2. Excellent Signal Integrity The SN74AUP2G34 performs the Boolean function Y = A in positive logic. NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Copyright © 2009–2010, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
유사한 부품 번호 - SN74AUP2G34DRYR |
|
유사한 설명 - SN74AUP2G34DRYR |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |