전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SST89E554-40-C-TQI 데이터시트(PDF) 8 Page - Silicon Storage Technology, Inc

부품명 SST89E554-40-C-TQI
상세설명  FlashFlex51 MCU
Download  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SST [Silicon Storage Technology, Inc]
홈페이지  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SST89E554-40-C-TQI 데이터시트(HTML) 8 Page - Silicon Storage Technology, Inc

Back Button SST89E554-40-C-TQI Datasheet HTML 4Page - Silicon Storage Technology, Inc SST89E554-40-C-TQI Datasheet HTML 5Page - Silicon Storage Technology, Inc SST89E554-40-C-TQI Datasheet HTML 6Page - Silicon Storage Technology, Inc SST89E554-40-C-TQI Datasheet HTML 7Page - Silicon Storage Technology, Inc SST89E554-40-C-TQI Datasheet HTML 8Page - Silicon Storage Technology, Inc SST89E554-40-C-TQI Datasheet HTML 9Page - Silicon Storage Technology, Inc SST89E554-40-C-TQI Datasheet HTML 10Page - Silicon Storage Technology, Inc SST89E554-40-C-TQI Datasheet HTML 11Page - Silicon Storage Technology, Inc SST89E554-40-C-TQI Datasheet HTML 12Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 58 page
background image
8
Preliminary Specifications
FlashFlex51 MCU
SST89E564 / SST89V564 / SST89E554 / SST89V554
©2001 Silicon Storage Technology, Inc.
S71181-03-000
9/01
384
2.1 Pin Descriptions
TABLE
2-1: PIN DESCRIPTIONS (1 OF 2)
Symbol
Type1
Name and Functions
P0[7:0]
I/O
Port 0: Port 0 is an 8-bit open drain bi-directional I/O port. As an output port each pin can
sink several LS TTL inputs. Port 0 pins float that have “1”s written to them, and in this state
can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and
data bus during accesses to external memory. In this application, it uses strong internal pull-
ups when transitioning to VOH. Port 0 also receives the code bytes during the external host
mode programming, and outputs the code bytes during the external host mode verification.
External pull-ups are required during program verification.
P1[7:0]
I/O with internal
pull-ups
Port 1: Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers
can drive LS TTL inputs. Port 1 pins are pulled high by the internal pull-ups when “1”s are
written to them and can be used as inputs in this state. As inputs, Port 1 pins that are exter-
nally pulled low will source current (IIL, see Tables 10-3 and 10-4) because of the internal pull-
ups. P1[5, 6, 7] have high current drive of 16 mA. Port 1 also receives the low-order address
bytes during the external host mode programming and verification.
P1[0]
I/O
T2: External count input to Timer/Counter 2 or Clock-out from Timer/Counter 2
P1[1]
I
T2EX: Timer/Counter 2 capture/reload trigger and direction control
P1[4]
I/O
SS#: Master Input or Slave Output for SPI
P1[5]
I/O
MOSI: Master Output line, Slave Input line for SPI
P1[6]
I/O
MISO: Master Input line, Slave Output line for SPI
P1[7]
I/O
SCK: Master clock output, slave clock input line for SPI
P2[7:0]
I/O with internal
pull-ups
Port 2: Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. Port 2 pins are pulled
high by the internal pull-ups when “1”s are written to them and can be used as inputs in this
state. As inputs, Port 2 pins that are externally pulled low will source current (IIL, see Tables
10-3 and 10-4) because of the internal pull-ups. Port 2 sends the high-order address byte
during fetches from external Program memory and during accesses to external Data Memory
that use 16-bit address (MOVX@DPTR). In this application, it uses strong internal pull-ups
when transitioning to VOH. Port 2 also receives some control signals and a partial of high-
order address bits during the external host mode programming and verification.
P3[7:0]
I/O with internal
pull-ups
Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers
can drive LS TTL inputs. Port 3 pins are pulled high by the internal pull-ups when “1”s are
written to them and can be used as inputs in this state. As inputs, Port 3 pins that are exter-
nally pulled low will source current (IIL, see Tables 10-3 and 10-4) because of the internal pull-
ups. Port 3 also receives some control signals and a partial of high-order address bits during
the external host mode programming and verification.
P3[0]
I
RXD: Serial input line
P3[1]
O
TXD: Serial output line
P3[2]
I
INT0#: External Interrupt 0 Input
P3[3]
I
INT1#: External Interrupt 1 Input
P3[4]
I
T0: External count input to Timer/Counter 0
P3[5]
I
T1: External count input to Timer/Counter 1
P3[6]
O
WR#: External Data Memory Write strobe
P3[7]
O
RD#: External Data Memory Read strobe
PSEN#
I/O
Program Store Enable: PSEN# is the Read strobe to External Program Store. When the
device is executing from Internal Program Memory, PSEN# is inactive (VOH). When the
device is executing code from External Program Memory, PSEN# is activated twice each
machine cycle, except when access to External Data Memory while one PSEN# activation is
skipped in each machine cycle. A forced high-to-low input transition on the PSEN# pin while
the RST input is continually held high for more than ten machine cycles will cause the device
to enter External Host mode for programming.


유사한 부품 번호 - SST89E554-40-C-TQI

제조업체부품명데이터시트상세설명
logo
Silicon Storage Technol...
SST89E554RC SST-SST89E554RC Datasheet
680Kb / 62P
   FlashFlex51 MCU
SST89E554RC SST-SST89E554RC Datasheet
962Kb / 90P
   FlashFlex MCU
SST89E554RC SST-SST89E554RC Datasheet
1Mb / 86P
   FlashFlex51 MCU
SST89E554RC-25-C-NI SST-SST89E554RC-25-C-NI Datasheet
680Kb / 62P
   FlashFlex51 MCU
SST89E554RC-25-C-NJ SST-SST89E554RC-25-C-NJ Datasheet
680Kb / 62P
   FlashFlex51 MCU
More results

유사한 설명 - SST89E554-40-C-TQI

제조업체부품명데이터시트상세설명
logo
Silicon Storage Technol...
SST89E564RD SST-SST89E564RD Datasheet
680Kb / 62P
   FlashFlex51 MCU
SST89C59 SST-SST89C59 Datasheet
3Mb / 45P
   FlashFlex51 MCU
SST89E58RD2 SST-SST89E58RD2 Datasheet
984Kb / 91P
   FlashFlex51 MCU
SST89E564RD SST-SST89E564RD_03 Datasheet
1Mb / 86P
   FlashFlex51 MCU
SST89C54 SST-SST89C54 Datasheet
413Kb / 50P
   FlashFlex51 MCU
SST89E52RD2 SST-SST89E52RD2_06 Datasheet
937Kb / 81P
   FlashFlex51 MCU
SST89E52RD2-RD SST-SST89E52RD2-RD Datasheet
937Kb / 81P
   FlashFlex51 MCU
logo
Renesas Technology Corp
R8C-2C RENESAS-R8C-2C Datasheet
481Kb / 60P
   MCU
R8C-32A RENESAS-R8C-32A Datasheet
455Kb / 55P
   MCU
R8C-22 RENESAS-R8C-22 Datasheet
447Kb / 52P
   MCU
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com