전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SST39VF016-90-4C-B3K 데이터시트(PDF) 2 Page - Silicon Storage Technology, Inc

부품명 SST39VF016-90-4C-B3K
상세설명  8 Mbit / 16 Mbit (x8) Multi-Purpose Flash
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SST [Silicon Storage Technology, Inc]
홈페이지  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SST39VF016-90-4C-B3K 데이터시트(HTML) 2 Page - Silicon Storage Technology, Inc

  SST39VF016-90-4C-B3K Datasheet HTML 1Page - Silicon Storage Technology, Inc SST39VF016-90-4C-B3K Datasheet HTML 2Page - Silicon Storage Technology, Inc SST39VF016-90-4C-B3K Datasheet HTML 3Page - Silicon Storage Technology, Inc SST39VF016-90-4C-B3K Datasheet HTML 4Page - Silicon Storage Technology, Inc SST39VF016-90-4C-B3K Datasheet HTML 5Page - Silicon Storage Technology, Inc SST39VF016-90-4C-B3K Datasheet HTML 6Page - Silicon Storage Technology, Inc SST39VF016-90-4C-B3K Datasheet HTML 7Page - Silicon Storage Technology, Inc SST39VF016-90-4C-B3K Datasheet HTML 8Page - Silicon Storage Technology, Inc SST39VF016-90-4C-B3K Datasheet HTML 9Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 26 page
background image
2
Data Sheet
8 Mbit / 16 Mbit Multi-Purpose Flash
SST39LF080 / SST39LF016 / SST39VF080 / SST39VF016
©2001 Silicon Storage Technology, Inc.
S71146-03-000
6/01
396
Device Operation
Commands are used to initiate the memory operation func-
tions of the device. Commands are written to the device
using standard microprocessor write sequences. A com-
mand is written by asserting WE# low while keeping CE#
low. The address bus is latched on the falling edge of WE#
or CE#, whichever occurs last. The data bus is latched on
the rising edge of WE# or CE#, whichever occurs first.
The SST39LF/VF080 and SST39LF/VF016 also have the
Auto Low Power mode which puts the device in a near
standby mode after data has been accessed with a valid
Read operation. This reduces the IDD active read current
from typically 15 mA to typically 4 µA. The Auto Low Power
mode reduces the typical IDD active read current to the
range of 1 mA/MHz of read cycle time. The device exits the
Auto Low Power mode with any address transition or con-
trol signal transition used to initiate another Read cycle,
with no access time penalty. Note that the device does not
enter Auto Low Power mode after power-up with CE# held
steadily low until the first address transition or CE# is driven
high.
Read
The
Read operation of the SST39LF/VF080
and
SST39LF/VF016 is controlled by CE# and OE#, both have
to be low for the system to obtain data from the outputs.
CE# is used for device selection. When CE# is high, the
chip is deselected and only standby power is consumed.
OE# is the output control and is used to gate data from the
output pins. The data bus is in high impedance state when
either CE# or OE# is high. Refer to the Read cycle timing
diagram for further details (Figure 3).
Byte-Program Operation
The SST39LF/VF080 and SST39LF/VF016 are pro-
grammed on a byte-by-byte basis. Before programming,
one must ensure that the sector, in which the byte which is
being programmed exists, is fully erased. The Program
operation consists of three steps. The first step is the three-
byte load sequence for Software Data Protection. The sec-
ond step is to load byte address and byte data. During the
Byte-Program operation, the addresses are latched on the
falling edge of either CE# or WE#, whichever occurs last.
The data is latched on the rising edge of either CE# or
WE#, whichever occurs first. The third step is the internal
Program operation which is initiated after the rising edge of
the fourth WE# or CE#, whichever occurs first. The Pro-
gram operation, once initiated, will be completed within 20
µs. See Figures 4 and 5 for WE# and CE# controlled Pro-
gram operation timing diagrams and Figure 16 for flow-
charts. During the Program operation, the only valid reads
are Data# Polling and Toggle Bit. During the internal Pro-
gram operation, the host is free to perform additional tasks.
Any commands issued during the internal Program opera-
tion are ignored.
Sector/Block-Erase Operation
The Sector- (or Block-) Erase operation allows the system
to erase the device on a sector-by-sector (or block-by-
block) basis. The SST39LF/VF080 and SST39LF/VF016
offer both Sector-Erase and Block-Erase mode. The sector
architecture is based on uniform sector size of 4 KByte.
The Block-Erase mode is based on uniform block size of
64 KByte. The Sector-Erase operation is initiated by exe-
cuting a six-byte-command sequence with Sector-Erase
command (30H) and sector address (SA) in the last bus
cycle. The Block-Erase operation is initiated by executing a
six-byte-command sequence with Block-Erase command
(50H) and block address (BA) in the last bus cycle. The
sector or block address is latched on the falling edge of the
sixth WE# pulse, while the command (30H or 50H) is
latched on the rising edge of the sixth WE# pulse. The
internal Erase operation begins after the sixth WE# pulse.
The End-of-Erase operation can be determined using
either Data# Polling or Toggle Bit methods. See Figures 9
and 10 for timing waveforms. Any commands issued during
the Sector- or Block-Erase operation are ignored.
Chip-Erase Operation
The SST39LF/VF080 and SST39LF/VF016 provide a
Chip-Erase operation, which allows the user to erase the
entire memory array to the “1” state. This is useful when the
entire device must be quickly erased.
The Chip-Erase operation is initiated by executing a six
byte command sequence with Chip-Erase command (10H)
at address 5555H in the last byte sequence. The Erase
operation begins with the rising edge of the sixth WE# or
CE#, whichever occurs first. During the Erase operation,
the only valid read is Toggle Bit or Data# Polling. See Table
4 for the command sequence, Figure 8 for timing diagram,
and Figure 19 for the flowchart. Any commands issued dur-
ing the Chip-Erase operation are ignored.
Write Operation Status Detection
The SST39LF/VF080 and SST39LF/VF016 provide two
software means to detect the completion of a write (Pro-
gram or Erase) cycle, in order to optimize the system Write
cycle time. The software detection includes two status bits:
Data# Polling (DQ7) and Toggle Bit (DQ6). The End-of-Write
detection mode is enabled after the rising edge of WE#,
which initiates the internal Program or Erase operation.


유사한 부품 번호 - SST39VF016-90-4C-B3K

제조업체부품명데이터시트상세설명
logo
Silicon Storage Technol...
SST39VF010 SST-SST39VF010 Datasheet
284Kb / 24P
   512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39VF010 SST-SST39VF010 Datasheet
454Kb / 25P
   512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39VF010 SST-SST39VF010 Datasheet
640Kb / 24P
   512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
logo
Microchip Technology
SST39VF010 MICROCHIP-SST39VF010 Datasheet
267Kb / 28P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
Revision B / June 2013
logo
Silicon Storage Technol...
SST39VF010-45-4C-B3H SST-SST39VF010-45-4C-B3H Datasheet
284Kb / 24P
   512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
More results

유사한 설명 - SST39VF016-90-4C-B3K

제조업체부품명데이터시트상세설명
logo
Silicon Storage Technol...
SST39VF088 SST-SST39VF088_07 Datasheet
378Kb / 22P
   8 Mbit (x8) Multi-Purpose Flash
SST39VF088 SST-SST39VF088 Datasheet
339Kb / 22P
   8 Mbit (x8) Multi-Purpose Flash
SST39LF080 SST-SST39LF080_07 Datasheet
454Kb / 25P
   8 Mbit (x8) Multi-Purpose Flash
SST39VF1681 SST-SST39VF1681 Datasheet
474Kb / 29P
   16 Mbit (x8) Multi-Purpose Flash Plus
SST39SF010A SST-SST39SF010A Datasheet
271Kb / 22P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39SF010A SST-SST39SF010A_04 Datasheet
379Kb / 24P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
logo
Microchip Technology
SST39LF010 MICROCHIP-SST39LF010 Datasheet
267Kb / 28P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
Revision B / June 2013
SST39SF010A MICROCHIP-SST39SF010A_16 Datasheet
227Kb / 29P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
04/16
SST39SF040A MICROCHIP-SST39SF040A Datasheet
3Mb / 29P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
2002-2016
SST39SF010A MICROCHIP-SST39SF010A Datasheet
273Kb / 28P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
2013 04/13
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com