전자부품 데이터시트 검색엔진 |
|
74LVC2G17GW-Q100 데이터시트(PDF) 7 Page - NXP Semiconductors |
|
74LVC2G17GW-Q100 데이터시트(HTML) 7 Page - NXP Semiconductors |
7 / 16 page 74LVC2G17_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved. Product data sheet Rev. 1 — 7 August 2012 7 of 16 NXP Semiconductors 74LVC2G17-Q100 Dual non-inverting Schmitt trigger with 5 V tolerant input 13. Waveforms Measurement points are given in Table 9. VOL and VOH are typical output voltage levels that occur with the output load. Fig 5. The input (nA) to output (nY) propagation delays and the output transition times mnb072 nA input nY output tPLH tPHL GND VI VM VM VM VM VOH VOL Table 9. Measurement points Supply voltage Input Output VCC VM VM 1.65 V to 1.95 V 0.5 V CC 0.5 V CC 2.3 V to 2.7 V 0.5 V CC 0.5 V CC 2.7V 1.5V 1.5V 3.0Vto 3.6V 1.5V 1.5V 4.5 V to 5.5 V 0.5 V CC 0.5 V CC Measurement points are given in Table 10. Definitions for test circuit: RL = Load resistance. CL = Load capacitance including jig and probe capacitance. RT = Termination resistance should be equal to output impedance Zo of the pulse generator. VEXT = External voltage for measuring switching times. Fig 6. Test circuit for measuring switching times VEXT VCC VI VO mna616 DUT CL RT RL RL G |
유사한 부품 번호 - 74LVC2G17GW-Q100 |
|
유사한 설명 - 74LVC2G17GW-Q100 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |