전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CAT25020VP2I.GT3 데이터시트(PDF) 5 Page - ON Semiconductor

부품명 CAT25020VP2I.GT3
상세설명  1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CAT25020VP2I.GT3 데이터시트(HTML) 5 Page - ON Semiconductor

  CAT25020VP2I.GT3 Datasheet HTML 1Page - ON Semiconductor CAT25020VP2I.GT3 Datasheet HTML 2Page - ON Semiconductor CAT25020VP2I.GT3 Datasheet HTML 3Page - ON Semiconductor CAT25020VP2I.GT3 Datasheet HTML 4Page - ON Semiconductor CAT25020VP2I.GT3 Datasheet HTML 5Page - ON Semiconductor CAT25020VP2I.GT3 Datasheet HTML 6Page - ON Semiconductor CAT25020VP2I.GT3 Datasheet HTML 7Page - ON Semiconductor CAT25020VP2I.GT3 Datasheet HTML 8Page - ON Semiconductor CAT25020VP2I.GT3 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 18 page
background image
CAT25010, CAT25020, CAT25040
http://onsemi.com
5
Pin Description
SI: The serial data input pin accepts op−codes, addresses
and data. In SPI modes (0,0) and (1,1) input data is latched
on the rising edge of the SCK clock input.
SO: The serial data output pin is used to transfer data out of
the device. In SPI modes (0,0) and (1,1) data is shifted out
on the falling edge of the SCK clock.
SCK: The serial clock input pin accepts the clock provided
by the host and used for synchronizing communication
between host and CAT25010/20/40.
CS: The chip select input pin is used to enable/disable the
CAT25010/20/40. When CS is high, the SO output is
tri−stated (high impedance) and the device is in Standby
Mode (unless an internal write operation is in progress).
Every
communication
session
between
host
and
CAT25010/20/40 must be preceded by a high to low transition
and concluded with a low to high transition of the CS input.
WP: The write protect input pin will allow all write
operations to the device when held high. When WP pin is
tied low all write operations are inhibited.
HOLD: The HOLD input pin is used to pause transmission
between host and CAT25010/20/40, without having to
retransmit the entire sequence at a later time. To pause,
HOLD must be taken low and to resume it must be taken
back high, with the SCK input low during both transitions.
When not used for pausing, the HOLD input should be tied
to VCC, either directly or through a resistor.
Functional Description
The CAT25010/20/40 devices support the Serial
Peripheral Interface (SPI) bus protocol, modes (0,0) and
(1,1). The device contains an 8−bit instruction register. The
instruction set and associated op−codes are listed in Table 9.
Reading data stored in the CAT25010/20/40 is
accomplished by simply providing the READ command and
an address. Writing to the CAT25010/20/40, in addition to
a WRITE command, address and data, also requires
enabling the device for writing by first setting certain bits in
a Status Register, as will be explained later.
After a high to low transition on the CS input pin, the
CAT25010/20/40 will accept any one of the six instruction
op−codes listed in Table 9 and will ignore all other possible
8−bit combinations. The communication protocol follows
the timing from Figure 2.
Table 9. INSTRUCTION SET (Note 13)
Instruction
Opcode
Operation
WREN
0000 0110
Enable Write Operations
WRDI
0000 0100
Disable Write Operations
RDSR
0000 0101
Read Status Register
WRSR
0000 0001
Write Status Register
READ
0000 X011
Read Data from Memory
WRITE
0000 X010
Write Data to Memory
13.X = 0 for CAT25010, CAT25020. X = A8 for CAT25040
Figure 2. Synchronous Data Timing
CS
SCK
SI
SO
tCNH
tCSS
tWH
tWL
tSU
tH
HI−Z
VALID
IN
VALID
OUT
tCSH
tRI
tFI
tV
tV
tHO
tCNS
tCS
HI−Z
tDIS
Status Register
The Status Register, as shown in Table 10, contains a
number of status and control bits.
The RDY (Ready) bit indicates whether the device is busy
with a write operation. This bit is automatically set to 1 during
an internal write cycle, and reset to 0 when the device is ready
to accept commands. For the host, this bit is read only.
The WEL (Write Enable Latch) bit is set/reset by the
WREN/WRDI commands. When set to 1, the device is in a
Write Enable state and when set to 0, the device is in a Write
Disable state.
The BP0 and BP1 (Block Protect) bits determine which
blocks are currently write protected. They are set by the user
with the WRSR command and are non−volatile. The user is
allowed to protect a quarter, one half or the entire memory,
by setting these bits according to Table 11. The protected
blocks then become read−only.


유사한 부품 번호 - CAT25020VP2I.GT3

제조업체부품명데이터시트상세설명
logo
Catalyst Semiconductor
CAT25020VP2I-GT3 CATALYST-CAT25020VP2I-GT3 Datasheet
556Kb / 18P
   1K/2K/4K SPI Serial CMOS EEPROM
CAT25020VP2I-GT3 CATALYST-CAT25020VP2I-GT3 Datasheet
236Kb / 17P
   1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
logo
ON Semiconductor
CAT25020VP2I-GT3 ONSEMI-CAT25020VP2I-GT3 Datasheet
185Kb / 15P
   1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
February, 2010 ??Rev. 21
CAT25020VP2I-T3 ONSEMI-CAT25020VP2I-T3 Datasheet
185Kb / 15P
   1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
February, 2010 ??Rev. 21
logo
Catalyst Semiconductor
CAT25020VP2IT3 CATALYST-CAT25020VP2IT3 Datasheet
556Kb / 18P
   1K/2K/4K SPI Serial CMOS EEPROM
More results

유사한 설명 - CAT25020VP2I.GT3

제조업체부품명데이터시트상세설명
logo
ON Semiconductor
CAT25010YI-G ONSEMI-CAT25010YI-G Datasheet
198Kb / 18P
   1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
January, 2012 ??Rev. 23
CAT25010 ONSEMI-CAT25010 Datasheet
185Kb / 15P
   1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
February, 2010 ??Rev. 21
CAT25040LI-G ONSEMI-CAT25040LI-G Datasheet
198Kb / 18P
   1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
January, 2012 ??Rev. 23
logo
Catalyst Semiconductor
CAT25010 CATALYST-CAT25010_07 Datasheet
236Kb / 17P
   1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
logo
ON Semiconductor
CAT25010 ONSEMI-CAT25010_15 Datasheet
131Kb / 15P
   1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM
July, 2015 ??Rev. 25
logo
Catalyst Semiconductor
CAT24C01 CATALYST-CAT24C01 Datasheet
370Kb / 17P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb CMOS Serial EEPROM
logo
ON Semiconductor
CAT24C01 ONSEMI-CAT24C01_16 Datasheet
182Kb / 23P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
November, 2016 ??Rev. 31
CAT24C01 ONSEMI-CAT24C01_12 Datasheet
215Kb / 20P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
September, 2012 ??Rev. 22
CAT24C04WI ONSEMI-CAT24C04WI Datasheet
232Kb / 21P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
July, 2013 ??Rev. 27
CAT24C01LI-G ONSEMI-CAT24C01LI-G Datasheet
237Kb / 21P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
July, 2013 ??Rev. 27
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com