LC75829PE, 75829PW

No.A1462-11/22

(2) When CL is stopped at the high level

Note: DD is the direction data.

• CCB address .......... “41H”

• D1 to D159 ............ Display data

• PS10, PS11 ............ General-purpose output port (P1) function setting control data

• EXF ....................... External clock operating frequency setting control data

• P0 to P2 ................. Segment output port/general-purpose output port switching control data

• DT ......................... 1/4-duty 1/3-bias drive or 1/3-duty 1/3-bias drive switching control data

• DN ......................... S52 pin and S53/OSCI pin state setting control data

• FC0 to FC2 ............ Common/segment output waveform frame frequency control data

• OC ......................... Internal oscillator operating mode/external clock operating mode switching control data

• SC .......................... Segment on/off control data

• BU ......................... Normal mode/power-saving mode control data

FC0

SC

B1

B0

D2

D1

0

0

0

0

1

D53

D48

D47

DI

CL

CE

B3

B2

A1

A0

A3

A2

1

0

0

D50

D49

D52

D51

0

D54

0P1

P0

EXF

PS11

DT

P2

DN

BU

0

0

PS10

OC

FC1 FC2

0

B1

B0

0

0

0

0

1

D107

D102

D56

D55

B3

B2

A1

A0

A3

A2

1

0

0

0

D108

00

01

0

D106

D105

D104

D103

0

0

0

0

0

0

0

00

00

D101

0

B1

B0

0

0

0

0

1

0

D156

D110

D109

D155

B3

B2

A1

A0

A3

A2

1

0

0

0

000

00

1

0

0

0

0

0

0

0

0

0

00

D157 D158 D159 0

Fixed data

16 bits

DD

2 bits

Control data

16 bits

Display data

54 bits

CCB address

8 bits

DD

2 bits

Display data

54 bits

CCB address

8 bits

Fixed data

19 bits

DD

2 bits

Display data

51 bits

CCB address

8 bits