전자부품 데이터시트 검색엔진 |
|
AD1877 데이터시트(PDF) 3 Page - Analog Devices |
|
AD1877 데이터시트(HTML) 3 Page - Analog Devices |
3 / 18 page DIGITAL I/O Min Typ Max Unit Input Voltage HI (VIH) 2.4 V Input Voltage LO (VIL) 0.8 V Input Leakage (IIH @ VIH = 5 V) 10 µA Input Leakage (IIL @ VIL = 0 V) 10 µA Output Voltage HI (VOH @ IOH = –2 mA) 2.4 V Output Voltage LO (VOL @ IOL = 2 mA) 0.4 V Input Capacitance 15 pF DIGITAL TIMING (Guaranteed over 0 °C to 70°C, DV DD = AVDD = 5 V ± 5%. Refer to Figures 17–19.) Min Typ Max Unit tCLKIN CLKIN Period 48 81 780 ns FCLKIN CLKIN Frequency (1/tCLKIN) 1.28 12.288 20.48 MHz tCPWL CLKIN LO Pulsewidth 15 ns tCPWH CLKIN HI Pulsewidth 15 ns tRPWL RESET LO Pulsewidth 50 ns tBPWL BCLK LO Pulsewidth 15 ns tBPWH BCLK HI Pulsewidth 15 ns tDLYCKB CLKIN Rise to BCLK Xmit (Master Mode) 15 ns tDLYBLR BCLK Xmit to L RCK Transition (Master Mode) 15 ns tDLYBWR BCLK Xmit to WCLK Rise 10 ns tDLYBWF BCLK Xmit to WCLK Fall 10 ns tDLYDT BCLK Xmit to Data/Tag Valid (Master Mode) 10 ns tSETLRBS L RCK Setup to BCLK Sample (Slave Mode) 10 ns tDLYLRDT L RCK Transition to Data/TAG Valid (Slave Mode) No MSB Delay Mode (for MSB Only) 40 ns tSETWBS WCLK Setup to BCLK Sample (Slave Mode) Data Position Controlled by WCLK Input Mode 10 ns tDLYBDT BCLK Xmit to DATA/TAG Valid (Slave Mode) All Bits Except MSB in No MSB Delay Mode All Bits in MSB Delay Mode 10 ns POWER Min Typ Max Unit Supplies Voltage, Analog and Digital 4.75 5 5.25 V Analog Current 35 43 mA Analog Current—Power Down (CLKIN Running) 6 26 µA Digital Current 16 20 mA Digital Current—Power Down (CLKIN Running) 13 39 µA Dissipation Operation—Both Supplies 255 315 mW Operation—Analog Supply 175 215 mW Operation—Digital Supply 80 100 mW Power Down—Both Supplies (CLKIN Running) 95 325 µW Power Down—Both Supplies (CLKIN Not Running) 5 µW Power Supply Rejection (See TPC 5) 1 kHz 300 mV p-p Signal at Analog Supply Pins 76 dB 20 kHz 300 mV p-p Signal at Analog Supply Pins 71 dB Stopband ( ≥0.55 × FS)—any 300 mV p-p Signal 80 dB AD1877 REV. A –3– |
유사한 부품 번호 - AD1877 |
|
유사한 설명 - AD1877 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |