전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD1955YRS 데이터시트(PDF) 5 Page - Analog Devices

부품명 AD1955YRS
상세설명  High Performance Multibit DAC with SACD Playback
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD1955YRS 데이터시트(HTML) 5 Page - Analog Devices

  AD1955YRS Datasheet HTML 1Page - Analog Devices AD1955YRS Datasheet HTML 2Page - Analog Devices AD1955YRS Datasheet HTML 3Page - Analog Devices AD1955YRS Datasheet HTML 4Page - Analog Devices AD1955YRS Datasheet HTML 5Page - Analog Devices AD1955YRS Datasheet HTML 6Page - Analog Devices AD1955YRS Datasheet HTML 7Page - Analog Devices AD1955YRS Datasheet HTML 8Page - Analog Devices AD1955YRS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
AD1955
Rev. PrF
-5-
PRELIMINARY TECHNICAL DATA
PIN FUNCTION DESCRIPTIONS
Pin
I/O
Pin Name
Description
1
DVDD
Digital Power Supply Connected to Digital 5V supply.
2
Input
EF_WCLK/LRCLK
Word Clock in External Filter mode.
Left/Right Clock input for input data in PCM mode.
3
Input
EF_BCLK/BCLK
Bit Clock input in External Filter mode. Bit Clock input for input data in PCM mode.
4
Input
EF_LDATA/SDATA
8fs or 4fs L-ch Data input in External filter mode. Data should be MSB first two’s
complement format. In the PCM mode, serial input, MSB first, containing two
channels(left and right) of 16 to 24bit two’s complement 1fs data.
5
Input
EF_RDATA
8fs or 4fs R-ch Data input in External filter mode. Data should be MSB first two’s
complement format. Not used in PCM mode
6
I/O
DSD_SCLK
Shift clock input for DSD data. This clock should be 64x44.1kHz, 2.8224MHz or
128x44.1kHz, 5.6448MHz in normal mode or 128x44.1kHz, 5.6448MHz or
256x44.1kHz, 11.2896MHz in phase mode.
7
Input
DSD_LDATA
DSD Left channel data input
8
Input
DSD_RDATA
DSD Right channel data input
9
I/O
DSD_PHASE
DSD phase reference signal. This clock should be 64x44.1kHz, 2.8224MHz. If not
used this pin should be connected Low.
10
AGND
Analog Ground
11
Output
IOUTR+
Right Channel Positive analog output.
12
Output
IOUTR-
Right Channel Negative analog output.
13
Output
FILTR
Voltage Reference Filter Capacitor Connection. Bypass and decouple the voltage
reference with parallel 10uF and 0.1uF capacitors to AGND
14
IREF
Connection point for external bias resistor.
15
AVDD
Analog power supply Connected to Analog 5V supply
16
Output
FILTB
Filter Capacitor Connection with parallel 10uF and 0.1uF capacitors to AGND
17
Output
IOUTL-
Left Channel Negative analog output.
18
Output
IOUTL+
Left Channel Positive analog output.
19
AGND
Analog Ground
20
Output
ZEROR
Right Channel Zero Flag Output. This pin goes high when the right channel has no
signal input or the DSD mute pattern is detected.
21
Output
ZEROL
Left Channel Zero Flag Output. This pin goes high when the left channel has no signal
input or the DSD mute pattern is detected.
22
Input
MUTE
Mute. Assert HI to mute both stereo analog outputs. Deassert LO for normal
operation.
23
Input
PD/RST
Power down/Reset. The AD1955 is placed in a reset state and the digital circuitry is
powered down when this pin is held LO. The AD1955 is reset on the rising edge of
this signal. The serial control port registers are reset to the default values. Connect HI
for normal operation.
24
Input
CDATA
Serial control input, MSB first, containing 16 bits of unsigned data. Used for
specifying control information and channel-specific attenuation.
25
Input
CLATCH
Latch Input for control data.
26
Input
CCLK
Control Clock input for control data. Control input data must be valid on the rising
edge of CCLK. CCLK may be continuous or gated.
27
Input
MCLK
Master Clock Input. Connect to an external clock source.
28
DGND
Digital Ground


유사한 부품 번호 - AD1955YRS

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD1955ARS AD-AD1955ARS Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1955ARSRL AD-AD1955ARSRL Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1955ARSZ AD-AD1955ARSZ Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
More results

유사한 설명 - AD1955YRS

제조업체부품명데이터시트상세설명
logo
Analog Devices
EVAL-AD1955EB AD-EVAL-AD1955EB Datasheet
903Kb / 24P
   High Performance Multibit - DAC with SACD Playback
REV. 0
AD1955ARSZ AD-AD1955ARSZ Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1958 AD-AD1958 Datasheet
135Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1959 AD-AD1959 Datasheet
107Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1958 AD-AD1958_15 Datasheet
634Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1959 AD-AD1959_15 Datasheet
104Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1855 AD-AD1855 Datasheet
233Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
AD1854 AD-AD1854_15 Datasheet
396Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1854 AD-AD1854 Datasheet
390Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1855 AD-AD1855_15 Datasheet
234Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com