전자부품 데이터시트 검색엔진 |
|
AD5310BRM 데이터시트(PDF) 8 Page - Analog Devices |
|
AD5310BRM 데이터시트(HTML) 8 Page - Analog Devices |
8 / 12 page AD5310 –8– REV. A GENERAL DESCRIPTION D/A Section The AD5310 DAC is fabricated on a CMOS process. The architecture consists of a string DAC followed by an output buffer amplifier. Since there is no reference input pin, the power supply (VDD) acts as the reference. Figure 20 shows a block diagram of the DAC architecture. VDD VOUT GND RESISTOR STRING REF (+) REF (–) OUTPUT AMPLIFIER DAC REGISTER Figure 20. DAC Architecture Since the input coding to the DAC is straight binary, the ideal output voltage is given by: VOUT =V DD × D 1024 where D = decimal equivalent of the binary code which is loaded to the DAC register; it can range from 0 to 1023. R R R R R TO OUTPUT AMPLIFIER Figure 21. Resistor String Resistor String The resistor string section is shown in Figure 21. It is simply a string of resistors, each of value R. The code loaded to the DAC register determines at what node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaran- teed monotonic. Output Amplifier The output buffer amplifier is capable of generating rail-to-rail voltages on its output which gives an output range of 0 V to VDD. It is capable of driving a load of 2 k Ω in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in Figures 8 and 9. The slew rate is 1 V/ µs with a half-scale settling time of 6 µs with the output loaded. SERIAL INTERFACE The AD5310 has a three-wire serial interface ( SYNC, SCLK and DIN) which is compatible with SPI, QSPI and MICROWIRE interface standards as well as most DSPs. See Figure 1 for a timing diagram of a typical write sequence. The write sequence begins by bringing the SYNC line low. Data from the DIN line is clocked into the 16-bit shift register on the falling edge of SCLK. The serial clock frequency can be as high as 30 MHz making the AD5310 compatible with high speed DSPs. On the sixteenth falling clock edge, the last data bit is clocked in and the programmed function is executed (i.e., a change in DAC register contents and/or a change in the mode of operation). At this stage, the SYNC line may be kept low or be brought high. In either case, it must be brought high for a mini- mum of 33 ns before the next write sequence so that a falling edge of SYNC can initiate the next write sequence. Since the SYNC buffer draws more current when V IN = 2.4 V than it does when VIN = 0.8 V, SYNC should be idled low between write sequences for even lower power operation of the part. As is mentioned above, however, it must be brought high again just before the next write sequence. Input Shift Register The input shift register is 16 bits wide (see Figure 22). The first two bits are “don’t cares.” The next two are control bits which control which mode of operation the part is in (normal mode or any one of three power-down modes). There is a more complete description of the various modes in the Power-Down Modes section. The next ten bits are the data bits. These are transferred to the DAC register on the sixteenth falling edge of SCLK. Finally, the last two bits are “don’t cares.” DB0 (LSB) DB15 (MSB) 0 0 NORMAL OPERATION 01 1k TO GND 1 0 100k TO GND 1 1 THREE-STATE DATA BITS X X PD1 PD 0 D7D6D5D4 D3 D2D1 D0 X X POWER-DOWN MODES D8 D9 Figure 22. Input Register Contents |
유사한 부품 번호 - AD5310BRM |
|
유사한 설명 - AD5310BRM |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |