전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD606 데이터시트(PDF) 6 Page - Analog Devices

부품명 AD606
상세설명  50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD606 데이터시트(HTML) 6 Page - Analog Devices

Back Button AD606 Datasheet HTML 2Page - Analog Devices AD606 Datasheet HTML 3Page - Analog Devices AD606 Datasheet HTML 4Page - Analog Devices AD606 Datasheet HTML 5Page - Analog Devices AD606 Datasheet HTML 6Page - Analog Devices AD606 Datasheet HTML 7Page - Analog Devices AD606 Datasheet HTML 8Page - Analog Devices AD606 Datasheet HTML 9Page - Analog Devices AD606 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
AD606
REV. B
–6–
Offset-Control Loop
The offset-control loop nulls the input offset voltage, and sets
up the bias voltages at the input pins INHI and INLO. A full
understanding of this offset-control loop is useful, particularly
when using larger input coupling capacitors and an external
filter capacitor to lower the minimum acceptable operating
frequency. The loop’s primary purpose is to extend the lower
end of the dynamic range in the case where the offset voltage of
the first stage should be high enough to cause later stages to
prematurely enter limiting, because of the high dc gain (about
8000) of the main amplifier system. For example, an offset
voltage of only 20
µV would become 160 mV at the output of
the last stage in the main amplifier (before the final limiter sec-
tion), driving the last stage well into limiting. In the absence of
noise, this limiting would simply result in the logarithmic output
ceasing to become any lower below a certain signal level at the
input. The offset would also degrade the logarithmic conform-
ance in this region. In practice, the finite noise of the first stage
also plays a role in this regard, even if the dc offset were zero.
Figure 3 shows a representation of this loop, reduced to essen-
tials. The figure closely corresponds to the internal circuitry,
and correctly shows the input resistance. Thus, the forward gain
of the main amplifier section is 7
× 11.15 dB, but the loop gain
is lowered because of the attenuation in the network formed by
RB1 and RB2 and the input resistance RA. The connection
polarity is such as to result in negative feedback, which reduces
the input offset voltage by the dc loop gain, here about 50 dB,
that is, by a factor of about 316. We use a differential representa-
tion, because later we will examine the consequences to the
power-up response time in the event that the ac coupling capaci-
tors CC1 and CC2 do not exactly match. Note that these capaci-
tors, as well as forming a high-pass filter to the signal in the
forward path, also introduce a pole in the feedback path.
TO FINAL
LIMITER
STAGE
+1
+1
RB1
30k
RB2
30k
RA
2.5k
CF2
30pF
CF1
30pF
0V
RF2
360k
RF1
360k
FIL2
FIL1
CZ
RZ
CC1
CC2
78dB
Figure 3. Offset Control Loop
Internal resistors RF1 and RF2 in conjunction with grounded
capacitors CF1 and CF2 form a low-pass filter at 15 kHz. This
frequency can optionally be lowered by the addition of an exter-
nal capacitor CZ, and in some cases a series resistor RZ. This, in
conjunction with the low-pass section formed at the input cou-
pling, results in a two-pole high-pass response, falling of at
40 dB/decade below the corner frequency. The damping factor
of this filter depends on the ratio CZ/CC (when CZ>>CF) and
also on the value of RZ.
The inclusion of this control loop has no effect on the high frequency
response of the AD606. Nor does it have any effect on the low fre-
quency response when the input amplitude is substantially above the
input offset voltage.
The loop’s effect is felt only at the lower end of the dynamic
range, that is, from about 80 dBm to –70 dBm, and when the
signal frequency is near the lower edge of the passband. Thus,
the small signal results which are obtained using the suggested
model are not indicative of the ac response at moderate to high
signal levels. Figure 4 shows the response of this model for the
default case (using CC = 100 pF and CZ = 0) and with CZ =
150 pF. In general, a maximally flat ac response occurs when CZ
is roughly twice CC (making due allowance for the internal
30 pF capacitors). Thus, for audio applications, one can use
CC = 2.7 µF and CZ = 4.7 µF to achieve a high-pass corner
(–3 dB) at 25 Hz.
90
70
–20
100k
100M
10M
1M
10k
80
60
40
50
20
30
10
–10
0
INPUT FREQUENCY – Hz
CZ = 150pF
CZ = 0pF
Figure 4. Frequency Response of Offset Control Loop for
CZ = 0 pF and CZ = 150 pF (CC = 100 pF)
However, the maximally flat ac response is not optimal in two
special cases. First, where the RF input level is rapidly pulsed,
the fast edges will cause the loop filter to ring. Second, ringing
can also occur when using the power-up feature, and the ac
coupling capacitors do not exactly match in value. We will ex-
amine the latter case in a moment. Ringing in a linear amplifier
is annoying, but in a log amp, with its much enhanced sensitiv-
ity to near zero signals, it can be very disruptive.
To optimize the low level accuracy, that is, achieve a highly
damped pulse response in this filter, it is recommended to in-
clude a resistor RZ in series with an increased value of CZ. Some
experimentation may be necessary, but for operation in the
range 3 MHz to 70 MHz, values of CC = 100 pF, CZ = 1 nF
and RZ = 2 kΩ are near optimal. For operation down to 100 kHz
use CC = 10 nF, CZ = 0.1 µF and RZ = 13 kΩ. Figure 5 shows
typical connections for the AD606 with these filter components
added.
AD606JN
RZ
CZ
Figure 5. Use of CZ and RZ for Offset Control Loop
Compensation


유사한 부품 번호 - AD606

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
AD606-00 ETC2-AD606-00 Datasheet
159Kb / 12P
   Package Drawings and Specifications
AD606JR ETC2-AD606JR Datasheet
2Mb / 31P
   SEMICONDUCTORS
logo
Analog Devices
AD606 AD-AD606_15 Datasheet
452Kb / 12P
   50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
More results

유사한 설명 - AD606

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD606 AD-AD606_15 Datasheet
452Kb / 12P
   50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
AD8309 AD-AD8309 Datasheet
311Kb / 20P
   5 MHz.500 MHz 100 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
AD8309 AD-AD8309_15 Datasheet
315Kb / 20P
   5 MHz??00 MHz 100 dB Demodulating Logarithmic Amplifier with Limiter Output
REV. B
AD8309ARUZ AD-AD8309ARUZ Datasheet
315Kb / 20P
   5 MHz??00 MHz 100 dB Demodulating Logarithmic Amplifier
REV. B
AD641 AD-AD641 Datasheet
256Kb / 16P
   250 MHz Demodulating Logarithmic Amplifier
REV. C
AD641 AD-AD641_15 Datasheet
260Kb / 16P
   250 MHz Demodulating Logarithmic Amplifier
REV. C
AD641 AD-AD641_16 Datasheet
320Kb / 17P
   250 MHz Demodulating Logarithmic Amplifier
AD640 AD-AD640 Datasheet
278Kb / 16P
   DC-Coupled Demodulating 120 MHz Logarithmic Amplifier
REV. C
AD640 AD-AD640_15 Datasheet
240Kb / 16P
   DC-Coupled Demodulating 120 MHz Logarithmic Amplifier
REV. C
AD640JPZ AD-AD640JPZ Datasheet
240Kb / 16P
   DC-Coupled Demodulating 120 MHz Logarithmic Amplifier
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com