전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7715ACHIPS-5 데이터시트(PDF) 4 Page - Analog Devices

부품명 AD7715ACHIPS-5
상세설명  3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7715ACHIPS-5 데이터시트(HTML) 4 Page - Analog Devices

  AD7715ACHIPS-5 Datasheet HTML 1Page - Analog Devices AD7715ACHIPS-5 Datasheet HTML 2Page - Analog Devices AD7715ACHIPS-5 Datasheet HTML 3Page - Analog Devices AD7715ACHIPS-5 Datasheet HTML 4Page - Analog Devices AD7715ACHIPS-5 Datasheet HTML 5Page - Analog Devices AD7715ACHIPS-5 Datasheet HTML 6Page - Analog Devices AD7715ACHIPS-5 Datasheet HTML 7Page - Analog Devices AD7715ACHIPS-5 Datasheet HTML 8Page - Analog Devices AD7715ACHIPS-5 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 31 page
background image
Parameter
A Version
Unit
Conditions/Comments
SYSTEM CALIBRATION
Positive Full-Scale Calibration Limit
14
(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
Negative Full-Scale Calibration Limit
14
–(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
Offset Calibration Limit
15
–(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
Input Span
15
0.8
× V
REF/GAIN
V min
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
(2.1
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (1, 2, 32 or 128)
POWER REQUIREMENTS
Power Supply Voltages
AVDD Voltage (AD7715-3)
+3 to +3.6
V
For Specified Performance
AVDD Voltage (AD7715-5)
+4.75 to +5.25
V
For Specified Performance
DVDD Voltage
+3 to +5.25
V
For Specified Performance
Power Supply Currents
AVDD Current
AVDD = 3.3 V or 5 V. Gain = 1 to 128 (fCLK IN = 1 MHz) or
Gain = 1 or 2 (fCLK IN = 2.4576 MHz)
0.27
mA max
Typically 0.2 mA. BUF Bit of Setup Register = 0
0.6
mA max
Typically 0.4 mA. BUF Bit of Setup Register = 1
AVDD = 3.3 V or 5 V. Gain = 32 or 128 (fCLK IN = 2.4576 MHz)
16
0.5
mA max
Typically 0.3 mA. BUF Bit of Setup Register = 0
1.1
mA max
Typically 0.8 mA. BUF Bit of Setup Register = 1
DVDD Current
17
Digital I/Ps = 0 V or DVDD. External MCLK IN
0.18
mA max
Typically 0.15 mA. DVDD = 3.3 V. fCLK IN = 1 MHz
0.4
mA max
Typically 0.3 mA. DVDD = 5 V. fCLK IN = 1 MHz
0.5
mA max
Typically 0.4 mA. DVDD = 3.3 V. fCLK IN = 2.4576 MHz
0.8
mA max
Typically 0.6 mA. DVDD = 5 V. fCLK IN = 2.4576 MHz
Power Supply Rejection
18
See Note 19
dB typ
Normal-Mode Power Dissipation
17
AVDD = DVDD = +3.3 V. Digital I/Ps = 0 V or DVDD. External MCLK IN
1.5
mW max
BUF Bit = 0. All Gains 1 MHz Clock
2.65
mW max
BUF Bit = 1. All Gains 1 MHz Clock
3.3
mW max
BUF Bit = 0. Gain = 32 or 128 @ fCLK IN = 2.4576 MHz
5.3
mW max
BUF Bit = 1. Gain = 32 or 128 @ fCLK IN = 2.4576 MHz
Normal-Mode Power Dissipation
17
AVDD = DVDD = +5 V. Digital I/Ps = 0 V or DVDD. External MCLK IN
3.25
mW max
BUF Bit = 0. All Gains 1 MHz Clock
5
mW max
BUF Bit = 1. All Gains 1 MHz Clock
6.5
mW max
BUF Bit = 0. Gain = 32 or 128 @ fCLK IN = 2.4576 MHz
9.5
mW max
BUF Bit = 1. Gain = 32 or 128 @ fCLK IN = 2.4576 MHz
Standby (Power-Down) Current
20
20
µA max
External MCLK IN = 0 V or DVDD. Typically 10
µA. V
DD = +5 V
Standby (Power-Down) Current
20
10
µA max
External MCLK IN = 0 V or DVDD. Typically 5
µA. V
DD = +3.3 V
NOTES
1Temperature Range as follows: A Version, –40
°C to +85°C.
2A calibration is effectively a conversion so these errors will be of the order of the conversion noise shown in Tables V to XII. This applies after calibration at the
temperature of interest.
3Recalibration at any temperature will remove these drift errors.
4Positive Full-Scale Error includes Zero-Scale Errors (Unipolar Offset Error or Bipolar Zero Error) and applies to both unipolar and bipolar input ranges.
5Full-Scale Drift includes Zero-Scale Drift (Unipolar Offset Drift or Bipolar Zero Drift) and applies to both unipolar and bipolar input ranges.
6Gain Error does not include Zero-Scale Errors. It is calculated as Full-Scale Error–Unipolar Offset Error for unipolar ranges and Full-Scale Error–Bipolar Zero Error
for bipolar ranges.
7Gain Error Drift does not include Unipolar Offset Drift/Bipolar Zero Drift. It is effectively the drift of the part if zero scale calibrations only were performed.
8These numbers are guaranteed by design and/or characterization.
9This common-mode voltage range is allowed provided that the input voltage on AIN(+) or AIN(–) does not go more positive than A V
DD + 30 mV or go more nega-
tive than AGND – 30 mV.
10The analog input voltage range on AIN(+) is given here with respect to the voltage on AIN(–). The absolute voltage on the analog inputs should not go more posi-
tive than AVDD + 30 mV or go more negative than AGND – 30 mV.
11V
REF = REF IN(+) – REF IN(–).
12These logic output levels apply to the MCLK OUT only when it is loaded with one CMOS load.
13Sample tested at +25
°C to ensure compliance.
14After calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, then the device will
output all 0s.
15These calibration and span limits apply provided the absolute voltage on the analog inputs does not exceed AV
DD + 30 mV or go more negative than AGND –
30 mV. The offset calibration limit applies to both the unipolar zero point and the bipolar zero point.
16Assumes CLK Bit of Setup Register is set to correct status corresponding to the master clock frequency.
17When using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the DV
DD current and power dissipation will vary depending on
the crystal or resonator type (see Clocking and Oscillator Circuit section).
18Measured at dc and applies in the selected passband. PSRR at 50 Hz will exceed 120 dB with filter notches of 25 Hz or 50 Hz. PSRR at 60 Hz will exceed 120 dB
with filter notches of 20 Hz or 60 Hz.
19PSRR depends on gain. Gain of 1: 85 dB typ; Gain of 2: 90 dB typ; Gains of 32 and 128: 95 dB typ.
20If the external master clock continues to run in standby mode, the standby current increases to 50
µA typical. When using a crystal or ceramic resonator across the
MCLK pins as the clock source for the device, the internal oscillator continues to run in standby mode and the power dissipation depends on the crystal or
resonator type (see Standby Mode section).
Specifications subject to change without notice.
AD7715–SPECIFICATIONS
A
(AVDD = +3 V to +5 V, DVDD = +3 V to +5 V, REF IN(+) = +1.25 V (AD7715-3) or +2.5 V
(AD7715-5); REF IN(–) = AGND; MCLK IN = 1 MHz to 2.4576 MHz unless otherwise noted. All specifications TMIN to TMAX unless otherwise noted.)
–4–
REV. C


유사한 부품 번호 - AD7715ACHIPS-5

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7715ACHIPS-5 AD-AD7715ACHIPS-5 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7715ACHIPS-5 AD-AD7715ACHIPS-5 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715ACHIPS-5 AD-AD7715ACHIPS-5 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
More results

유사한 설명 - AD7715ACHIPS-5

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7715AR5 AD-AD7715AR5 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_10 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7707 AD-AD7707 Datasheet
316Kb / 40P
   3 V/5 V, -10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC
REV. A
AD7707 AD-AD7707_15 Datasheet
693Kb / 52P
   3-Channel 16-Bit, Sigma-Delta ADC
REV. B
AD7707 AD-AD7707_17 Datasheet
775Kb / 53P
   3-Channel 16-Bit, Sigma-Delta ADC
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_17 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7705 AD-AD7705 Datasheet
264Kb / 32P
   3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
REV. A
AD7705 AD-AD7705_06 Datasheet
401Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
REV. C
ADUM7703 AD-ADUM7703_V01 Datasheet
353Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
Rev. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com