전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74ACT715-RSC 데이터시트(PDF) 3 Page - Fairchild Semiconductor

부품명 74ACT715-RSC
상세설명  Programmable Video Sync Generator
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FAIRCHILD [Fairchild Semiconductor]
홈페이지  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74ACT715-RSC 데이터시트(HTML) 3 Page - Fairchild Semiconductor

  74ACT715-RSC Datasheet HTML 1Page - Fairchild Semiconductor 74ACT715-RSC Datasheet HTML 2Page - Fairchild Semiconductor 74ACT715-RSC Datasheet HTML 3Page - Fairchild Semiconductor 74ACT715-RSC Datasheet HTML 4Page - Fairchild Semiconductor 74ACT715-RSC Datasheet HTML 5Page - Fairchild Semiconductor 74ACT715-RSC Datasheet HTML 6Page - Fairchild Semiconductor 74ACT715-RSC Datasheet HTML 7Page - Fairchild Semiconductor 74ACT715-RSC Datasheet HTML 8Page - Fairchild Semiconductor 74ACT715-RSC Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 14 page
background image
3
www.fairchildsemi.com
Register Description
All of the data registers are 12 bits wide. Width’s of all
pulses are defined by specifying the start count and end
count of all pulses. Horizontal pulses are specified with-
respect-to the number of clock pulses per line and vertical
pulses are specified with-respect-to the number of lines per
frame.
REG0—STATUS REGISTER
The Status Register controls the mode of operation, the
signals that are output and the polarity of these outputs.
The default value for the Status Register is 0 (000 Hex) for
the ACT715 and is “1024” (400 Hex) for the ACT715-R.
Bits 0–2
Bits 3–4
Double Equalization and Serration mode will output equal-
ization and serration pulses at twice the HSYNC frequency
(i.e., 2 equalization or serration pulses for every HSYNC
pulse). Single Equalization and Serration mode will output
an equalization or serration pulse for every HSYNC pulse.
In Interlaced mode equalization and serration pulses will be
output during the VBLANK period of every odd and even
field. Interlaced Single Equalization and Serration mode is
not possible with this part.
Bits 5–8
Bits 5 through 8 control the polarity of the outputs. A value
of zero in these bit locations indicates an output pulse
active LOW. A value of 1 indicates an active HIGH pulse.
B5—
VCBLANK Polarity
B6—
VCSYNC Polarity
B7—
HBLHDR Polarity
B8—
HSYNVDR Polarity
Bits 9–11
Bits 9 through 11 enable several different features of the
device.
B9—
Enable Equalization/Serration Pulses (0)
Disable Equalization/Serration Pulses (1)
B10—
Disable System Clock (0)
Enable System Clock (1)
Default values for B10 are “0” in the ACT715
and “1” in the ACT715-R.
B11—
Disable Counter Test Mode (0)
Enable Counter Test Mode (1)
This bit is not intended for the user but is for
internal testing only.
HORIZONTAL INTERVAL REGISTERS
The Horizontal Interval Registers determine the number of
clock cycles per line and the characteristics of the Horizon-
tal Sync and Blank pulses.
REG1—
Horizontal Front Porch
REG2—
Horizontal Sync Pulse End Time
REG3—
Horizontal Blanking Width
REG4—
Horizontal Interval Width
# of Clocks
per Line
VERTICAL INTERVAL REGISTERS
The Vertical Interval Registers determine the number of
lines per frame, and the characteristics of the Vertical Blank
and Sync Pulses.
REG5—
Vertical Front Porch
REG6—
Vertical Sync Pulse End Time
REG7—
Vertical Blanking Width
REG8—
Vertical Interval Width
# of Lines
per Frame
EQUALIZATION AND SERRATION PULSE
SPECIFICATION REGISTERS
These registers determine the width of equalization and
serration pulses and the vertical interval over which they
occur.
REG 9—
Equalization Pulse Width End Time
REG10—
Serration Pulse Width End Time
REG11—
Equalization/Serration Pulse Vertical
Interval Start Time
REG12—
Equalization/Serration Pulse Vertical
Interval End Time
VERTICAL INTERRUPT SPECIFICATION REGISTERS
These Registers determine the width of the Vertical Inter-
rupt signal if used.
REG13—
Vertical Interrupt Activate Time
REG14—
Vertical Interrupt Deactivate Time
CURSOR LOCATION REGISTERS
These 4 registers determine the cursor position location, or
they generate separate Horizontal and Vertical Gating sig-
nals.
REG15—
Horizontal Cursor Position Start Time
REG16—
Horizontal Cursor Position End Time
REG17—
Vertical Cursor Position Start Time
REG18—
Vertical Cursor Position End Time
B2 B1 B0 VCBLANK VCSYNC HBLHDR HSYNVDR
0
0
0
CBLANK
CSYNC
HGATE
VGATE
(DEFAULT)
0
0
1
VBLANK
CSYNC
HBLANK
VGATE
0
1
0
CBLANK
VSYNC
HGATE
HSYNC
0
1
1
VBLANK
VSYNC
HBLANK
HSYNC
1
0
0
CBLANK
CSYNC
CUSOR
VINT
1
0
1
VBLANK
CSYNC
HBLANK
VINT
1
1
0
CBLANK
VSYNC
CUSOR
HSYNC
1
1
1
VBLANK
VSYNC
HBLANK
HSYNC
B4
B3
Mode of Operation
0
0
Interlaced Double Serration and
(DEFAULT)
Equalization
0
1
Non Interlaced Double Serration
1
0
Illegal State
1
1
Non Interlaced Single Serration and Equalization


유사한 부품 번호 - 74ACT715-RSC

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
74ACT715-RSC FAIRCHILD-74ACT715-RSC Datasheet
429Kb / 18P
   Programmable Video Sync Generator
More results

유사한 설명 - 74ACT715-RSC

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
74ACT715 FAIRCHILD-74ACT715_07 Datasheet
451Kb / 18P
   Programmable Video Sync Generator
74ACT715 FAIRCHILD-74ACT715_1 Datasheet
429Kb / 18P
   Programmable Video Sync Generator
logo
National Semiconductor ...
LM1882 NSC-LM1882 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
54ACT715 NSC-54ACT715 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
logo
Harris Corporation
CD22402 HARRIS-CD22402 Datasheet
76Kb / 11P
   Sync Generator for TV Applications and Video Processing Systems
logo
Texas Instruments
LM1881MX TI1-LM1881MX Datasheet
1Mb / 18P
[Old version datasheet]   Video Sync Separator
logo
Siemens Semiconductor G...
SDA9257 SIEMENS-SDA9257 Datasheet
1Mb / 36P
   Clock Sync Generator
logo
National Semiconductor ...
LM1881 NSC-LM1881_06 Datasheet
687Kb / 12P
   Video Sync Separator
logo
NTE Electronics
NTE7049 NTE-NTE7049 Datasheet
30Kb / 3P
   Integrated Circuit CMOS-Sync Generator for TV & Video Processing Systems
logo
NXP Semiconductors
SAA1101 PHILIPS-SAA1101 Datasheet
112Kb / 18P
   Universal sync generator USG
January 1990
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com