전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7473 데이터시트(PDF) 1 Page - Fairchild Semiconductor

부품명 7473
상세설명  Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
Download  3 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FAIRCHILD [Fairchild Semiconductor]
홈페이지  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

7473 데이터시트(HTML) 1 Page - Fairchild Semiconductor

  7473 Datasheet HTML 1Page - Fairchild Semiconductor 7473 Datasheet HTML 2Page - Fairchild Semiconductor 7473 Datasheet HTML 3Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 3 page
background image
© 2000 Fairchild Semiconductor Corporation
DS006525
www.fairchildsemi.com
September 1986
Revised February 2000
DM7473
Dual Master-Slave J-K Flip-Flops
with Clear and Complementary Outputs
General Description
This device contains two independent positive pulse trig-
gered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flops after a complete clock
pulse. While the clock is LOW the slave is isolated from the
master. On the positive transition of the clock, the data
from the J and K inputs is transferred to the master. While
the clock is HIGH the J and K inputs are disabled. On the
negative transition of the clock, the data from the master is
transferred to the slave. The logic states of the J and K
inputs must not be allowed to change while the clock is
HIGH. Data transfers to the outputs on the falling edge of
the clock pulse. A LOW logic level on the clear input will
reset the outputs regardless of the logic states of the other
inputs.
Ordering Code:
Connection Diagram
Function Table
H
= HIGH Logic Level
L
= LOW Logic Level
X
= Either LOW or HIGH Logic Level
= Positive pulse data. the J and K inputs must be held constant while
the clock is HIGH. Data is transferred to the outputs on the falling
edge of the clock pulse.
Q0 = The output logic level before the indicated input conditions were
established.
Toggle
= Each output changes to the complement of its previous level on
each HIGH level clock pulse.
Order Number
Package Number
Package Description
DM7473N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Inputs
Outputs
CLR
CLK
J
K
Q
Q
LX
X
X
L
H
H
LL
Q0
Q0
H
HL
H
L
H
LH
L
H
H
H
H
Toggle


유사한 부품 번호 - 7473

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
7473 ETC1-7473 Datasheet
137Kb / 5P
   Dual JK Fllp-Flop Product Specification
December 4, 1985
logo
Molex Electronics Ltd.
74732-0220 MOLEX-74732-0220 Datasheet
228Kb / 2P
   XPAK 10Gbps Guide Rail
74735-0010 MOLEX-74735-0010 Datasheet
546Kb / 2P
   X2 10 Gbps System
74736-0230 MOLEX8-74736-0230 Datasheet
52Kb / 1P
   XFP CAGE. HEAT SINK CLIP
74736-0242 MOLEX8-74736-0242 Datasheet
60Kb / 1P
   PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
More results

유사한 설명 - 7473

제조업체부품명데이터시트상세설명
logo
National Semiconductor ...
DM54107 NSC-DM54107 Datasheet
78Kb / 3P
   DUAL MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54L73 NSC-DM54L73 Datasheet
88Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
Fairchild Semiconductor
DM7476 FAIRCHILD-DM7476_01 Datasheet
47Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
DM7476 FAIRCHILD-DM7476 Datasheet
41Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
logo
National Semiconductor ...
DM5476 NSC-DM5476 Datasheet
108Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
logo
Fairchild Semiconductor
DM74LS73A FAIRCHILD-DM74LS73A Datasheet
53Kb / 5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
National Semiconductor ...
DM54LS107A NSC-DM54LS107A Datasheet
119Kb / 6P
   Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54LS73A NSC-DM54LS73A Datasheet
91Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54LS73A NSC-DM54LS73A_89 Datasheet
121Kb / 6P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
54LS112 NSC-54LS112 Datasheet
102Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS
More results


Html Pages

1 2 3


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com