전자부품 데이터시트 검색엔진 |
|
ADF4111BCPZ-RL 데이터시트(PDF) 5 Page - Analog Devices |
|
ADF4111BCPZ-RL 데이터시트(HTML) 5 Page - Analog Devices |
5 / 28 page Data Sheet ADF4110/ADF4111/ADF4112/ADF4113 Rev. F | Page 5 of 28 TIMING CHARACTERISTICS Guaranteed by design but not production tested. AVDD = DVDD = 3 V ± 10%, 5 V ± 10%; AVDD ≤ VP ≤ 6 V; AGND = DGND = CPGND = 0 V; RSET = 4.7 kΩ; TA = TMIN to TMAX, unless otherwise noted. Table 2. Parameter Limit at TMIN to TMAX (B Version) Unit Test Conditions/Comments t1 10 ns min DATA to CLOCK setup time t2 10 ns min DATA to CLOCK hold time t3 25 ns min CLOCK high duration t4 25 ns min CLOCK low duration t5 10 ns min CLOCK to LE setup time t6 20 ns min LE pulse width CLOCK DATA LE LE DB23 (MSB) DB22 DB2 DB1 (CONTROL BIT C2) DB0 (LSB) (CONTROL BIT C1) t1 t2 t3 t4 t5 t6 Figure 2. Timing Diagram |
유사한 부품 번호 - ADF4111BCPZ-RL |
|
유사한 설명 - ADF4111BCPZ-RL |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |