 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
FM1233BES3X 데이터시트(PDF) 3 Page - Fairchild Semiconductor |
|
||||||||||||||||||||||||||||||
FM1233BES3X 데이터시트(HTML) 3 Page - Fairchild Semiconductor |
|
|
3 / 6 page  3 www.fairchildsemi.com FM1233B Rev. D Pin Descriptions Circuit Timing When operating properly with 5V VCC (for example), RESET will also be about 5V. When VCC starts to fall, RESET will follow it down as shown. When VCC drops below VTH, RESET drops to ground (“issues a RESET”) and stays there unless VCC also falls below its minimum operating voltage, approx. 1V. At this point, the supervisor loses control, and its output may rise, only to again follow VCC down to the ground. When VCC begins to rise, RESET follows it until 1.0V or so is reached, whereupon the device regains control, RESET is pulled to ground, etc. When VCC rises above VTH, RESET comes out of RESET 140 ms later. If it is required that a lower value than GND + 1.0V is needed on RESET signal during VCC ≤ 1V, a 100K resistor may be used on the device output to GND. Pin Number Name Function 1 GND GROUND 2 RESET RESET remains LOW while VCC is below VTH, and for at least 140ms after VCC rises above VTH. 3VCC 3.3V VTH 1V GND 3.3V VTH 1V GND VCC RESET 140ms (min) |
유사한 부품 번호 - FM1233BES3X |
|
유사한 설명 - FM1233BES3X |
|
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
