 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
DAC3482IZAY 데이터시트(PDF) 8 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
DAC3482IZAY 데이터시트(HTML) 8 Page - Texas Instruments |
|
|
8 / 87 page  DAC3482 SLAS748D – MARCH 2011 – REVISED AUGUST 2012 www.ti.com PIN FUNCTIONS (continued) PIN I/O DESCRIPTION NAME NO. A10, A13, A14, B10, B11, B12, B13, B14, C5, C6, C7, C8, C9, C10, C13, C14, D8, D13, D14, E8, E12, E13, F6, F7, F8, F9, F12, F13, G6, G7, G8, G9, G13, GND G14, H6, H7, I These pins are ground for all supplies. H8, H9, H13, H14, J6, J7, J8, J9, J12, J13, K8, K13, L8, L13, L14, M5, M6, M7, M8, M9, M10, M11, M12, M13, M14, N13, N14, P13, P14 IOUTIP F14 O I-Channel DAC current output. IOUTIN E14 O I-Channel DAC complementary current output. IOUTQP J14 O Q-Channel DAC current output. IOUTQN K14 O Q-Channel DAC complementary current output. D5, D6, G5, IOVDD I Supply voltage for all digital I/O. (3.3 V) H5, L5, L6 PLL loop filter connection. If not using the clock multiplying PLL, the LPF pin can be left LPF D12 I unconnected. LVPECL output strobe positive input. This positive/negative pair is captured with the rising edge of OSTRP A9 I DACCLKP/N. It is used for multiple DAC synchronization. If unused it can be left unconnected. OSTRN B9 I LVPECL output strobe negative input. (See the OSTRP description) Optional LVDS positive input parity bit. The PARITYP/N LVDS pair has an internal 100 Ω PARITYP N5 I termination resistor. If unused it can be left unconnected. PARITYN P5 I Optional LVDS negative input parity bit. PLLAVDD C11, D11 I PLL analog supply voltage. (3.3 V) SCLK P9 I Serial interface clock. Internal pull-down. SDENB P10 I Active low serial data enable, always an input to the DAC3484. Internal pull-up. SDIO P11 I/O Serial interface data. Bi-directional in 3-pin mode (default) and 4-pin mode. Internal pull-down. Uni-directional serial interface data in 4-pin mode. The SDO pin is three-stated in 3-pin interface SDO P12 O mode (default). SLEEP B8 I Active high asynchronous hardware power-down input. Internal pull-down. Optional LVDS SYNC positive input. The SYNCP/N LVDS pair has an internal 100 Ω termination SYNCP A5 I resistor. If unused it can be left unconnected. SYNCN B5 I LVDS SYNC negative input. Active low input for chip RESET, which resets all the programming registers to their default state. RESETB N10 I Internal pull-up. Transmit enable active high input. Internal pull-down. To enable analog output data transmission, set sif_txenable in register config3 to “1” or pull CMOS TXENABLE N9 I TXENABLE pin to high. To disable analog output, set sif_txenable to “0” and pull CMOS TXENABLE pin to low. The DAC output is forced to midscale. TESTMODE A8 O This pin is used for factory testing. Internal pull-down. Leave unconnected for normal operation. Digital supply voltage. This supply pin is also used for factory fuse programming. Connect to VFUSE D7 I DACVDD for normal operation. 8 Copyright © 2011–2012, Texas Instruments Incorporated |
유사한 부품 번호 - DAC3482IZAY |
|
유사한 설명 - DAC3482IZAY |
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
