전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SI5330G-A00217-GM 데이터시트(PDF) 9 Page - Silicon Laboratories

부품명 SI5330G-A00217-GM
상세설명  1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SILABS [Silicon Laboratories]
홈페이지  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5330G-A00217-GM 데이터시트(HTML) 9 Page - Silicon Laboratories

Back Button SI5330G-A00217-GM Datasheet HTML 5Page - Silicon Laboratories SI5330G-A00217-GM Datasheet HTML 6Page - Silicon Laboratories SI5330G-A00217-GM Datasheet HTML 7Page - Silicon Laboratories SI5330G-A00217-GM Datasheet HTML 8Page - Silicon Laboratories SI5330G-A00217-GM Datasheet HTML 9Page - Silicon Laboratories SI5330G-A00217-GM Datasheet HTML 10Page - Silicon Laboratories SI5330G-A00217-GM Datasheet HTML 11Page - Silicon Laboratories SI5330G-A00217-GM Datasheet HTML 12Page - Silicon Laboratories SI5330G-A00217-GM Datasheet HTML 13Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
Si5330
Rev. 1.0
9
3. Functional Description
The Si5330 is a low-jitter, low-skew fanout buffer
optimized for high-performance PCB clock distribution
applications. The device produces four differential or
eight single-ended, low-jitter output clocks from a single
input clock. The input can accept either a single-ended
or a differential clock allowing the device to function as a
clock level translator.
3.1. VDD and VDDO Supplies
The core VDD and output VDDO supplies have separate
and independent supply pins allowing the core supply to
operate at a different voltage than the I/O voltage levels.
The VDD supply powers the core functions of the device,
which operates from 1.8, 2.5, or 3.3 V. Using a lower
supply voltage helps minimize the device’s power
consumption. The VDDO supply pins are used to set the
output signal levels and must be set at a voltage level
compatible with the output signal format.
3.2. Loss Of Signal Indicator (LOS)
The input is monitored for a valid clock signal using an
LOS circuit that monitors input clock edges and
declares an LOS condition when signal edges are not
detected over a 1 to 5
μs observation period. The LOS
pin is asserted “low” when activity on the input clock pin
is present. A “high” level on the LOS pin indicates a loss
of signal (LOS). The LOS pin must be pulled to VDD as
shown in Figure 2.
Figure 2. LOS Indicator with External Pull-Up
3.3. Output Enable (OEB)
The output enable (OEB) pin allows disabling or
enabling of the outputs clocks (CLK0-CLK3). The output
enable is logically controlled to ensure that no glitches
or runt pulses are generated at the output as shown in
Figure 3.
Figure 3. OEB Glitchless Operation
All outputs are enabled when the OEB pin is connected
to ground or below the VIL voltage for this pin.
Connecting the OEB pin to VDD or above the VIH level
will disable the outputs. Both VIL and VIH are specified
in Table 5. All outputs are forced to a logic “low” when
disabled. The OEB pin is 3.3 V tolerant.
3.4. Input Signals
The Si5330 can accept single-ended and differential
input clocks. See “AN408: Termination Options for Any-
Frequency, Any-Output Clock Generators and Clock
Buffers—Si5338,
Si5334,
Si5330”
for
details
on
connecting a wide variety of signals to the Si5330
inputs.
3.5. Output Driver Formats
The Si5330 supports single-ended output formats of
CMOS, SSTL, and HSTL and differential formats of
LVDS, LVPECL, and HCSL. It is normally required that
the LVDS driver be dc-coupled to the 100
 termination
at the receiver end. If your application requires an ac-
coupled 100
 load, contact the applications team for
advice. See AN408 for additional information on the
terminations for these driver types.
3.6. Input and Output Terminations
See AN408 for detailed information.
4. Ordering the Si5330
The Si5330 can be ordered to meet the requirements of
the most commonly-used input and output signal types,
such as CMOS, SSTL, HSTL, LVPECL, LVDS, and
HSCL.
See
Figure 1,
“Si5330
Functional
Block
Diagrams,” on page 2 and Table 11, “Order Numbers
and Device Functionality,” on page 14 for specific
ordering information.
Si5330
Control
LOS
IN
VDDO0
CLK0
VDDO1
CLK1
VDDO2
CLK2
VDDO3
CLK3
VDD
1k
Valid Clock
No Clock
0
1
IN
CLKn
OEB
Enable
Disable
Disable
Enable


유사한 부품 번호 - SI5330G-A00217-GM

제조업체부품명데이터시트상세설명
logo
Silicon Laboratories
SI5330G-A00217-GM SILABS-SI5330G-A00217-GM Datasheet
158Kb / 20P
   Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputs
Si5330G-A00217-GM SILABS-Si5330G-A00217-GM Datasheet
41Kb / 1P
   The Si5330 Clock Buffer datasheet v1.0 is now available
More results

유사한 설명 - SI5330G-A00217-GM

제조업체부품명데이터시트상세설명
logo
Skyworks Solutions Inc.
SI5330 SKYWORKS-SI5330 Datasheet
1Mb / 22P
   1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
Rev. 1.2
logo
Texas Instruments
CDCLVC1310 TI1-CDCLVC1310_14 Datasheet
1Mb / 30P
[Old version datasheet]   Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator
logo
Silicon Laboratories
SI53306 SILABS-SI53306 Datasheet
1Mb / 29P
   1:4 LOW-JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
LMK00105 TI1-LMK00105 Datasheet
1Mb / 15P
[Old version datasheet]   Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
logo
Silicon Laboratories
SI53307 SILABS-SI53307 Datasheet
1Mb / 30P
   2:2 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53308 SILABS-SI53308 Datasheet
1Mb / 32P
   DUAL 1:3 LOW-JITTER BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
LMK00101 TI1-LMK00101_16 Datasheet
859Kb / 19P
[Old version datasheet]   Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
logo
Silicon Laboratories
SI53303 SILABS-SI53303 Datasheet
1Mb / 30P
   DUAL 1:5 LOW JITTER BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
CDCBT1001 TI-CDCBT1001 Datasheet
1Mb / 19P
[Old version datasheet]   CDCBT1001 1.2-V to 1.8-V Clock Buffer and Level Translator
MAY 2022
logo
Cypress Semiconductor
CY7B9910 CYPRESS-CY7B9910 Datasheet
162Kb / 7P
   Low Skew Clock Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com