전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADV7120KN30 데이터시트(PDF) 7 Page - Analog Devices

부품명 ADV7120KN30
상세설명  CMOS 80 MHz, Triple 8-Bit Video DAC
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADV7120KN30 데이터시트(HTML) 7 Page - Analog Devices

Back Button ADV7120KN30 Datasheet HTML 3Page - Analog Devices ADV7120KN30 Datasheet HTML 4Page - Analog Devices ADV7120KN30 Datasheet HTML 5Page - Analog Devices ADV7120KN30 Datasheet HTML 6Page - Analog Devices ADV7120KN30 Datasheet HTML 7Page - Analog Devices ADV7120KN30 Datasheet HTML 8Page - Analog Devices ADV7120KN30 Datasheet HTML 9Page - Analog Devices ADV7120KN30 Datasheet HTML 10Page - Analog Devices ADV7120KN30 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
ADV7120
REV. B
–7–
If we, therefore, have a graphics system with a 1024
× 1024
resolution, a noninterlaced 60 Hz refresh rate and a retrace fac-
tor of 0.8, then:
Dot Rate = 1024
× 1024 × 60/0.8
= 78.6 MHz
The required CLOCK frequency is thus 78.6 MHz.
All video data and control inputs are latched into the ADV7120
on the rising edge of CLOCK, as previously described in the
“Digital Inputs” section. It is recommended that the CLOCK
input to the ADV7120 be driven by a TTL buffer (e.g.,
74F244).
92.5 IRE
7.5 IRE
40 IRE
WHITE LEVEL
BLACK LEVEL
BLANK LEVEL
SYNC LEVEL
19.05
0.714
26.67
1.000
1.44
0.054
9.05
0.340
0
0
7.62
0.286
0
0
mA
V
mA
V
RED, BLUE
GREEN
NOTES
1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED 75
Ω LOAD.
2. V
REF = 1.235V, RSET = 560Ω, ISYNC CONNECTED TO IOG.
3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.
Figure 3. RGB Video Output Waveform
Video Synchronization and Control
The ADV7120 has a single composite video sync (SYNC) input
control. Many graphics processors and CRT controllers have
the ability of generating horizontal sync (HSYNC), vertical sync
(VSYNC) and composite SYNC.
In a graphics system which does not automatically generate a
composite SYNC signal, the inclusion of some additional logic
circuitry will enable the generation of a composite SYNC signal.
The ISYNC current output is typically connected directly to the
IOG output, thus encoding video synchronization information
onto the green video channel. If it is not required to encode sync
information onto the ADV7120’s analog outputs, the SYNC in-
put should be tied to logic low and the ISYNC should be con-
nected to analog ground.
Reference Input
An external 1.23 V voltage reference is required to drive
the ADV7120. The AD589 from Analog Devices is an
ideal choice of reference. It is a two-terminal, low cost,
temperature compensated bandgap voltage reference which
provides a fixed 1.23 V output voltage for input currents
between 50
µA and 5 mA. Figure 4 shows a typical refer-
ence circuit connection diagram. The voltage reference gets
its current drive from the ADV7120’s VAA through an on-
board 1 k
Ω resistor to the V
REF pin. A 0.1
µF ceramic ca-
pacitor is required between the COMP pin and VAA.
This is necessary so as to provide compensation for the
internal reference amplifier.
Table I. Video Output Truth Table
IOG
IOR, IOB
REF
DAC
Description
(mA)
l
(mA)
WHITE
SYNC
BLANK
Input Data
WHITE LEVEL
26.67
19.05
1
1
1
xxH
WHITE LEVEL
26.67
19.05
0
1
1
FFH
VIDEO
video + 9.05
video + 1.44
0
1
1
data
VIDEO to BLANK
video + 1.44
video + 1.44
0
0
1
data
BLACK LEVEL
9.05
1.44
0
1
1
00H
BLACK to BLANK
1.44
1.44
0
0
1
00H
BLANK LEVEL
7.62
0
0
1
0
xxH
SYNC LEVEL
0
0
0
0
0
xxH
NOTE
Typical with full-scale IOG = 26.67 mA.
VREF = 1.235 V, RSET = 560 Ω, ISYNC connected to IOG.


유사한 부품 번호 - ADV7120KN30

제조업체부품명데이터시트상세설명
logo
Analog Devices
ADV7120KN30 AD-ADV7120KN30 Datasheet
188Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
More results

유사한 설명 - ADV7120KN30

제조업체부품명데이터시트상세설명
logo
Analog Devices
ADV101 AD-ADV101_15 Datasheet
161Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV101 AD-ADV101 Datasheet
187Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV7120 AD-ADV7120_15 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV7120KSTZ30 AD-ADV7120KSTZ30 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV7120 AD-ADV7120 Datasheet
188Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV7128 AD-ADV7128 Datasheet
135Kb / 8P
   CMOS 80 MHz, 10-Bit Video DAC
REV. 0
ADV7128 AD-ADV7128_15 Datasheet
139Kb / 8P
   CMOS 80 MHz, 10-Bit Video DAC
REV. 0
ADV7125 AD-ADV7125 Datasheet
264Kb / 12P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
REV. 0
ADV7125 AD-ADV7125_15 Datasheet
293Kb / 16P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
Rev. C
ADV7125 AD-ADV7125_11 Datasheet
293Kb / 16P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com