전자부품 데이터시트 검색엔진 |
|
HCPL-7723-360E 데이터시트(PDF) 8 Page - AVAGO TECHNOLOGIES LIMITED |
|
HCPL-7723-360E 데이터시트(HTML) 8 Page - AVAGO TECHNOLOGIES LIMITED |
8 / 12 page 8 Switching Specifications Test conditions that are not specified can be anywhere within the recommended operating range. All typical specifications are at TA = +25°C,VDD1 =VDD2 = +5V. Parameter Symbol Min. Typ. Max. Units Test Conditions Propagation Delay Time to Logic tPHL 16 22 ns CL = 15 pF CMOS Signal Levels; Figure 5 Low Output[3] Propagation Delay Time to Logic tPLH 16 22 ns CL = 15 pF CMOS Signal Levels; Figure 5 High Output[3] Pulse Width PW 20 ns CL = 15 pF CMOS Signal Levels Maximum Data Rate 50 MBd CL = 15 pF CMOS Signal Levels Pulse Width Distortion[4] |tPHL - tPLH| |PWD| 1 2 ns CL = 15 pF CMOS Signal Levels; Figure 6 Propagation Delay Skew[5] tPSK 16 ns CL = 15 pF CMOS Signal Levels Output Rise Time (10% – 90%) tR 8 ns CL = 15 pF CMOS Signal Levels Output Fall Time (90% - 10%) tF 6 ns CL = 15 pF CMOS Signal Levels Common Mode Transient Immunity |CMH| 10 15 kV/µs VCM = 1000V,TA = 25°C, at Logic High Output[6] VI =VDD1,VO > 0.8VDD2 Common Mode Transient Immunity |CML| 10 15 kV/µs VCM = 1000V,TA = 25°C, at Logic Low Output[6] VI = 0V,VO < 0.8V |
유사한 부품 번호 - HCPL-7723-360E |
|
유사한 설명 - HCPL-7723-360E |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |