전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD664KNZ-UNI 데이터시트(PDF) 10 Page - Analog Devices

부품명 AD664KNZ-UNI
상세설명  Monolithic 12-Bit Quad DAC
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD664KNZ-UNI 데이터시트(HTML) 10 Page - Analog Devices

Back Button AD664KNZ-UNI Datasheet HTML 6Page - Analog Devices AD664KNZ-UNI Datasheet HTML 7Page - Analog Devices AD664KNZ-UNI Datasheet HTML 8Page - Analog Devices AD664KNZ-UNI Datasheet HTML 9Page - Analog Devices AD664KNZ-UNI Datasheet HTML 10Page - Analog Devices AD664KNZ-UNI Datasheet HTML 11Page - Analog Devices AD664KNZ-UNI Datasheet HTML 12Page - Analog Devices AD664KNZ-UNI Datasheet HTML 13Page - Analog Devices AD664KNZ-UNI Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 23 page
background image
AD664
REV.
–10–
occupies the topmost eight bits of the input word. The last four
bits of the input word are “don’t cares.”
Figure 15 shows the format of the MODE SELECT word. The
first four bits determine the gain range of the DAC. When set to
be a gain of 1, the output of the DAC spans a voltage of 1 times
the reference. When set to a gain of 2, the output of the DAC
spans a voltage of 2 times the reference.
The next four bits determine the mode of the DAC. When set to
UNIPOLAR, the output goes from 0 to REF or 0 to 2 REF.
When the BIPOLAR mode is selected, the output goes from
–REF/2 to REF/2 or –REF to REF.
Figure 15. Mode Select Word Format
Load and Update Mode of One DAC
In this next example, the object is to load new mode informa-
tion for one of the DACs into the first rank of latches and then
immediately update the second rank. This is done by putting the
new mode information (8-bit word length) onto the databus.
Then MS and LS are pulled low. Following that, CS is pulled
low. This loads the mode information into the first rank of
latches. LS is then brought high. This action updates the second
rank of latches (and, therefore, the DAC outputs). The load
cycle ends when CS is brought high.
In reality, this load cycle really updates the modes of all the
DACs, but the effect is to only change the modes of those
DACs whose mode select information has actually changed.
Figure 16a. Load and Update Mode of One DAC
25 CTMIN to TMAX
SYMBOL
MIN (ns)
MIN (ns)
tMS
00
tLS*0
0
tDS
00
tLW
60
70
tCH
70
80
tDH
00
tMH
00
*FOR tLS > 0, THE WIDTH OF LS MUST BE
INCREASED BY THE SAME AMOUNT THAT
tLS IS GREATER THAN 0 ns.
Figure 16b. Load and Update Mode of One DAC Timing
Preloading the Mode Select Register
Mode data can be written into the first rank of the mode select
latch without changing the modes currently being used. This
feature is useful when a user wants to preload new mode infor-
mation in anticipation of strobing that in at a future time. Fig-
ure 17 illustrates the correct sequence and timing of control
signals to accomplish this task.
This allows the user to “preload” the data to a DAC and strobe
it into the output latch at some future time. The user could do
this by reproducing the sequence of signals illustrated in Figures
17c and 17d.
Figure 17a. Preload Mode Select Register
Figure 17b. Preload Mode Select Register Timing
1
0
1
0
DATA
INPUT/OUTPUT
BITS
ADDRESS
QS0,QS1,QS2
DS0,DS1
___
___
___
__
MS
__
CS
tMS
tMH
tW
Figure 17c. Update Second Rank of Mode Select Latch
25 CTMIN to TMAX
SYMBOL
MIN (ns)
MIN (ns)
tMS
00
tMH
00
tW
80
100
Figure 17d. Update Second Rank of Mode Select Latch
Timing
Transparent Operation (44-Pin Versions)
Transparent operation allows data from the inputs of the
AD664 to be transferred into the DAC registers without the
intervening step of being latched into the first rank of latches.
Two modes of transparent operation exist, the “partially trans-
parent” mode and a “fully transparent” mode. In the “partially
transparent” mode, one of the DACs is transparent while the
remaining three continue to use the data latched into their
respective input registers. Both modes require a 12-bit wide
input word!
D


유사한 부품 번호 - AD664KNZ-UNI

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD664KNZ-UNI AD-AD664KNZ-UNI Datasheet
725Kb / 24P
   Monolithic 12-Bit Quad DAC
More results

유사한 설명 - AD664KNZ-UNI

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD664 AD-AD664 Datasheet
566Kb / 20P
   Monolithic 12-Bit Quad DAC
REV. C
AD664 AD-AD664_15 Datasheet
671Kb / 23P
   Monolithic 12-Bit Quad DAC
REV. D
AD664 AD-AD664_17 Datasheet
725Kb / 24P
   Monolithic 12-Bit Quad DAC
AD7541A AD-AD7541A_15 Datasheet
230Kb / 8P
   12-Bit Monolithic Multiplying DAC
REV. B
AD7541AJNZ AD-AD7541AJNZ Datasheet
180Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
AD7541A AD-AD7541A Datasheet
227Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
AD7541A AD-AD7541A_17 Datasheet
299Kb / 14P
   CMOS, 12-Bit, Monolithic Multiplying DAC
5962-89481022A AD-5962-89481022A Datasheet
230Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
AD7541AKRZ AD-AD7541AKRZ Datasheet
230Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
AD7541AKNZ AD-AD7541AKNZ Datasheet
230Kb / 8P
   CMOS 12-Bit Monolithic Multiplying DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com