전자부품 데이터시트 검색엔진 |
|
ADV202BBCZ-150 데이터시트(PDF) 11 Page - Analog Devices |
|
ADV202BBCZ-150 데이터시트(HTML) 11 Page - Analog Devices |
11 / 40 page Data Sheet ADV202 Rev. D | Page 11 of 40 DREQ/DACK DMA MODE—SINGLE FIFO READ OPERATION Table 7. Parameter Description Min Typ Max Unit DREQPULSE DREQ Pulse Width1 1 15 JCLK cycles2 t DREQ DACK Assert to Subsequent DREQ Delay 2.5 3.5 × JCLK + 7.5 ns JCLK cycles t RDSU RD to DACK Setup 0 ns t RD DACK to Data Valid 2.5 11 ns t HD Data Hold 1.5 ns DACKLO DACK Assert Pulse Width 2 JCLK cycles DACKHI DACK Deassert Pulse Width 2 JCLK cycles t RDHD RD Hold After DACK Deassert 0 ns RDFSRQ RD Assert to FSRQ Deassert (FIFO Empty) 1.5 2.5 × JCLK + 7.5 ns JCLK cycles t DREQRTN DACK to DREQ Deassert (DR × PULS = 0) 2.5 3.5 × JCLK + 7.5 ns JCLK cycles 1 Applies to assigned DMA channel, if EDMOD0 or EDMOD1[14:11] is programmed to a nonzero value. 2 For a definition of JCLK, see the PLL section. RD DACK DREQ HDATA 0 1 2 tRD tHD DREQPULSE tDREQ tRDSU tRDHD DACKHI DACKLO Figure 9. Single Read for DREQ/DACK DMA Mode for Assigned DMA Channel (EDMOD0/EDMOD1[14:11] Not Programmed to a Value of 0000) RD DACK DREQ HDATA 0 1 2 tRD tHD tDREQRTN tRDSU tRDHD DACKHI DACKLO Figure 10. Single Read for DREQ/DACK DMA Mode for Assigned DMA Channel (EDMOD0/EDMOD1[14:11] Programmed to a Value of 0000) |
유사한 부품 번호 - ADV202BBCZ-150 |
|
유사한 설명 - ADV202BBCZ-150 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |