전자부품 데이터시트 검색엔진 |
|
AD848JCHIPS 데이터시트(PDF) 2 Page - Analog Devices |
|
AD848JCHIPS 데이터시트(HTML) 2 Page - Analog Devices |
2 / 8 page REV. B –2– AD848/AD849–SPECIFICATIONS AD848J AD848A/S Model Conditions VS Min Typ Max Min Typ Max Units INPUT OFFSET VOLTAGE1 ±5 V 0.2 1 0.2 1 mV ±15 V 0.5 2.3 0.5 2.3 mV TMIN to TMAX ±5 V 1.5 2 mV ±15 V 3.0 3.5 mV Offset Drift ±5 V, ±15 V 7 7 µV/°C INPUT BIAS CURRENT ±5 V, ±15 V 3.3 6.6 3.3 6.6/5 µA TMIN to TMAX ±5 V, ±15 V 7.2 7.5 µA INPUT OFFSET CURRENT ±5 V, ±15 V 50 300 50 300 nA TMIN to TMAX ±5 V, ±15 V 400 400 nA Offset Current Drift ±5 V, ±15 V 0.3 0.3 nA/ °C OPEN LOOP GAIN VO = ±2.5 V ±5V RLOAD = 500 Ω 9 13 9 13 V/mV TMIN to TMAX 7 7/5 V/mV RLOAD = 150 Ω 8 8 V/mV VOUT = ± 10 V ±15 V RLOAD = 1 k Ω 12 20 12 20 V/mV TMIN to TMAX 8 8/6 V/mV DYNAMIC PERFORMANCE Gain Bandwidth AVCL ≥ 5 ±5 V 125 125 MHz ±15 V 175 175 MHz Full Power Bandwidth2 VO = 2 V p-p, RL = 500 Ω±5 V 24 24 MHz VO = 20 V p-p, RL = 1 kΩ± 15 V 4.7 4.7 MHz Slew Rate ±5 V 200 200 V/ µs RLOAD = 1 kΩ± 15 V 225 300 225 300 V/ µs Settling Time to 0.1% –2.5 V to +2.5 V ±5 V 65 65 ns 10 V Step, AV = –4 ±15 V 100 100 ns Phase Margin CLOAD = 10 pF ±15 V RLOAD = 1 kΩ 60 60 Degrees DIFFERENTIAL GAIN f = 4.4 MHz ±15 V 0.07 0.07 % DIFFERENTIAL PHASE f = 4.4 MHz ±15 V 0.08 0.08 Degree COMMON-MODE REJECTION VCM = ± 2.5 V ±5 V 92 105 92 105 dB VCM = ±12 V ±15 V 92 105 92 105 dB TMIN to TMAX 88 88 dB POWER SUPPLY REJECTION VS = ± 4.5 V to ± 18 V 85 98 85 98 dB TMIN to TMAX 80 80 dB INPUT VOLTAGE NOISE f = 10 kHz ±15 V 5 5 nV/ √Hz INPUT CURRENT NOISE f = 10 kHz ±15 V 1.5 1.5 pA/ √Hz INPUT COMMON-MODE VOLTAGE RANGE ±5 V +4.3 +4.3 V –3.4 –3.4 V ±15 V +14.3 +14.3 V –13.4 –13.4 V OUTPUT VOLTAGE SWING RLOAD = 500 Ω± 5 V 3.0 3.6 3.0 3.6 ±V RLOAD = 150 Ω±5V 2.5 3 2.5 3 ±V RLOAD = 50 Ω±5 V 1.4 1.4 ±V RLOAD = 1 kΩ± 15 V 12 12 ±V RLOAD = 500 Ω± 15 V 10 10 ±V SHORT CIRCUIT CURRENT ±15 V 32 32 mA INPUT RESISTANCE 70 70 k Ω INPUT CAPACITANCE 1.5 1.5 pF OUTPUT RESISTANCE Open Loop 15 15 Ω POWER SUPPLY Operating Range 4.5 18 4.5 18 V Quiescent Current ±5 V 4.8 6.0 4.8 6.0 mA TMIN to TMAX 7.4 7.4/8.3 mA ±15 V 5.1 6.8 5.1 6.8 mA TMIN to TMAX 8.0 8.0/9.0 mA NOTES 1Input offset voltage specifications are guaranteed after 5 minutes at T A = +25°C. 2Full power bandwidth = slew rate/2 π V PEAK. Refer to Figure 1. All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test. All others are guaranteed but not necessarily tested. Specifications subject to change without notice. (@ TA = +25 C, unless otherwise noted) |
유사한 부품 번호 - AD848JCHIPS |
|
유사한 설명 - AD848JCHIPS |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |