전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD5061 데이터시트(PDF) 5 Page - Analog Devices

부품명 AD5061
상세설명  Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5061 데이터시트(HTML) 5 Page - Analog Devices

  AD5061 Datasheet HTML 1Page - Analog Devices AD5061 Datasheet HTML 2Page - Analog Devices AD5061 Datasheet HTML 3Page - Analog Devices AD5061 Datasheet HTML 4Page - Analog Devices AD5061 Datasheet HTML 5Page - Analog Devices AD5061 Datasheet HTML 6Page - Analog Devices AD5061 Datasheet HTML 7Page - Analog Devices AD5061 Datasheet HTML 8Page - Analog Devices AD5061 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
Data Sheet
AD5024/AD5044/AD5064
Rev. F | Page 5 of 28
TIMING CHARACTERISTICS
All input signals are specified with tR = tF = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. See Figure 4 and
Figure 5. VDD = 4.5 V to 5.5 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 4.
Parameter1
Symbol
Min
Typ
Max
Unit
SCLK Cycle Time
t1
20
ns
SCLK High Time
t2
10
ns
SCLK Low Time
t3
10
ns
SYNC to SCLK Falling Edge Setup Time
t4
17
ns
Data Setup Time
t5
5
ns
Data Hold Time
t6
5
ns
SCLK Falling Edge to SYNC Rising Edge
t7
5
30
ns
Minimum SYNC High Time (Single Channel Update)
t8
3
µs
Minimum SYNC High Time (All Channel Update)
t8
8
µs
SYNC Rising Edge to SCLK Fall Ignore
t9
17
ns
LDAC Pulse Width Low
t10
20
ns
SCLK Falling Edge to LDAC Rising Edge
t11
20
ns
CLR Minimum Pulse Width Low
t12
10
ns
SCLK Falling Edge to LDAC Falling Edge
t13
10
ns
CLR Pulse Activation Time
t14
10.6
µs
SCLK Rising Edge to SDO Valid
t152, 3
22
ns
SCLK Falling Edge to SYNC Rising Edge
t162
5
ns
SYNC Rising Edge to SCLK Rising Edge
t172
8
ns
SYNC Rising Edge to LDAC/CLR Falling Edge (Single Channel Update)
t182
2
µs
SYNC Rising Edge to LDAC/CLR Falling Edge (All Channel Update)
t182
8
µs
Power-up Time4
4.5
µs
1
Maximum SCLK frequency is 50 MHz at VDD = 4.5 V to 5.5 V. Guaranteed by design and characterization; not production tested.
2
Daisy-chain mode only.
3
Measured with the load circuit of Figure 3. t15 determines the maximum SCLK frequency in daisy-chain mode. AD5064-1 only.
4
Time to exit power-down mode to normal mode of AD5024/AD5044/AD5064/AD5064-1, 32nd clock edge to 90% of DAC midscale value, with output unloaded.
Circuit and Timing Diagrams
2mA
IOL
2mA
IOH
TO OUTPUT
PIN
CL
50pF
2
VOH (MIN) + VOL (MAX)
Figure 3. Load Circuit for Digital Output (SDO) Timing Specifications


유사한 부품 번호 - AD5061

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5061 AD-AD5061 Datasheet
829Kb / 17P
   Full Accurate 14/16 Bit Vout nanoDac Buffered, 3V/5V, Sot 23
Rev. PrC
AD5061 AD-AD5061 Datasheet
461Kb / 24P
   Fully Accurate 14-/16-Bit VOUT nanoDAC??SPI Interface 2.7 V to 5.5 V, in an SOT-23
REV. A
AD5061 AD-AD5061 Datasheet
461Kb / 24P
   Fully Accurate 14-/16-Bit VOUT nanoDAC??SPI Interface 2.7 V to 5.5 V, in an SOT-23
REV. A
AD5061 AD-AD5061 Datasheet
617Kb / 24P
   Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP
REV. A
AD5061 AD-AD5061_15 Datasheet
451Kb / 20P
   16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V, in an SOT-23
REV. B
More results

유사한 설명 - AD5061

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD5064 AD-AD5064_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5024 AD-AD5024_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5044 AD-AD5044_15 Datasheet
2Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
Rev. F
AD5024 AD-AD5024 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit VOUT nanoDAC, Quad, SPI Interface, 4.5 V to 5.5 V in TSSOP
REV. 0
AD5025 AD-AD5025_15 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
AD5025 AD-AD5025_08 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
AD5065 AD-AD5065_15 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
AD5045 AD-AD5045_15 Datasheet
1Mb / 28P
   Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP
REV. 0
AD5066 AD-AD5066_15 Datasheet
617Kb / 24P
   Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP
REV. A
AD5066BRUZ AD-AD5066BRUZ Datasheet
617Kb / 24P
   Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com