전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDC536DBRG4 데이터시트(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
부품명 CDC536DBRG4
상세설명  3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

CDC536DBRG4 데이터시트(HTML) 2 Page - Texas Instruments

  CDC536DBRG4 Datasheet HTML 1Page - Texas Instruments CDC536DBRG4 Datasheet HTML 2Page - Texas Instruments CDC536DBRG4 Datasheet HTML 3Page - Texas Instruments CDC536DBRG4 Datasheet HTML 4Page - Texas Instruments CDC536DBRG4 Datasheet HTML 5Page - Texas Instruments CDC536DBRG4 Datasheet HTML 6Page - Texas Instruments CDC536DBRG4 Datasheet HTML 7Page - Texas Instruments CDC536DBRG4 Datasheet HTML 8Page - Texas Instruments CDC536DBRG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
www.ti.com
DETAILED DESCRIPTION OF OUTPUT CONFIGURATIONS
Output Configuration A
Output Configuration B
CDC536
SCAS378G – APRIL 1994 – REVISED JULY 2004
Unlike many products containing PLLs, the CDC536 does not require external RC networks. The loop filter for
the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC536 requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required following power up and application of a
fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or feedback
signals. Such changes occur upon change of the select inputs, enabling the PLL via TEST, and upon enable of
all outputs via OE.
The CDC536 is characterized for operation from 0
°C to 70°C.
The voltage-controlled oscillator (VCO) in the CDC536 has a frequency range of 100 MHz to 200 MHz, twice the
operating frequency range of the CDC536 outputs. The output of the VCO is divided by two and by four to
provide reference frequencies with a 50% duty cycle of one-half and one-fourth the VCO frequency. The SEL0
and SEL1 inputs determine which of the two signals are buffered to each bank of device outputs.
One device output must be externally wired to FBIN to complete the PLL. The VCO operates such that the
frequency of this output matches that of the CLKIN signals. In the case that a VCO/2 output is wired to FBIN, the
VCO must operate at twice the CLKIN frequency, resulting in device outputs that operate at the same or one-half
the CLKIN frequency. If a VCO/4 output is wired to FBIN, the device outputs operate at the same or twice the
CLKIN frequency.
Output configuration A is valid when any output configured as a 1
× frequency output in Table 1 is fed back to the
FBIN input. The input frequency range for the CLKIN input is 50 MHz to 100 MHz when using output
configuration A. Outputs configured as 1/2
× outputs operate at half the CLKIN frequency, while outputs
configured as 1
× outputs operate at the same frequency as the CLKIN input.
Table 1. Output Configuration A
INPUTS
OUTPUTS
1/2
×
1
×
SEL
FREQUENCY
FREQUENCY
L
None
All
H
1Yn
2Yn
Output configuration B is valid when any output configured as a 1
× frequency output in Table 2 is fed back to
FBIN. The input frequency range for the CLKIN input is 25 MHz to 50 MHz when using output configuration B.
Outputs configured as 1
× outputs operate at the CLKIN frequency, while outputs configured as 2× outputs
operate at double the frequency of the CLKIN input.
Table 2. Output Configuration B
INPUTS
OUTPUTS
1
×
2
×
SEL
FREQUENCY
FREQUENCY
L
All
None
H
1Yn
2Yn
2


유사한 부품 번호 - CDC536DBRG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CDC536DB TI-CDC536DB Datasheet
170Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
More results

유사한 설명 - CDC536DBRG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CDC536 TI-CDC536 Datasheet
170Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2536 TI-CDC2536 Datasheet
143Kb / 10P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC586 TI-CDC586 Datasheet
166Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2586 TI-CDC2586 Datasheet
165Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
SN54CDC586 TI1-SN54CDC586_07 Datasheet
152Kb / 11P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
SN54CDC586 TI-SN54CDC586 Datasheet
150Kb / 11P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
CDC2510 TI-CDC2510 Datasheet
131Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDC2510B HITACHI-HD74CDC2510B Datasheet
45Kb / 11P
   3.3-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCF2509 TI1-CDCF2509_17 Datasheet
641Kb / 15P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2505 TI-CDCVF2505 Datasheet
207Kb / 10P
[Old version datasheet]   3.3-V CLOCK PHASE-LOCK LOOP CLOCK DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com