전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TPIC46L03DBG4 데이터시트(PDF) 11 Page - Texas Instruments

부품명 TPIC46L03DBG4
상세설명  6-CHANNEL SERIAL AND PARALLEL LOW-SIDE PRE-FET DRIVER
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TPIC46L03DBG4 데이터시트(HTML) 11 Page - Texas Instruments

Back Button TPIC46L03DBG4 Datasheet HTML 7Page - Texas Instruments TPIC46L03DBG4 Datasheet HTML 8Page - Texas Instruments TPIC46L03DBG4 Datasheet HTML 9Page - Texas Instruments TPIC46L03DBG4 Datasheet HTML 10Page - Texas Instruments TPIC46L03DBG4 Datasheet HTML 11Page - Texas Instruments TPIC46L03DBG4 Datasheet HTML 12Page - Texas Instruments TPIC46L03DBG4 Datasheet HTML 13Page - Texas Instruments TPIC46L03DBG4 Datasheet HTML 14Page - Texas Instruments TPIC46L03DBG4 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 23 page
background image
TPIC46L01, TPIC46L02, TPIC46L03
6CHANNEL SERIAL AND PARALLEL LOW SIDE PREFET DRIVER
SLIS055B − NOVEMBER 1996 − REVISED AUGUST 2001
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
chipset performance under fault conditions
The TPIC46L01, TPIC46L02, TPIC46L03, and power FET array’s are designed for normal operation over a
battery-voltage range of 8 V to 24 V with load fault detection from 4.8 V to 34 V. The TPIC46L01, TPIC46L02,
and TPIC46L03 offer onboard fault detection to handle a variety of faults that may occur within a system. The
circuits primary function is to prevent damage to the load and the power FETs in the event that a fault occurs.
Unused DRAIN0−DRAIN5 inputs must be connected to VBAT through a pullup resistor to prevent false reporting
of open-load fault conditions. This circuitry detects the fault, shuts off the output to the FET, and reports the fault
to the microcontroller. The primary faults under consideration are:
1.
Shorted load
2.
Open load
3.
Over-battery voltage shutdown
4.
Under-battery voltage shutdown
NOTE:
On the TPIC46L01 and TPIC46L02, an undervoltage fault may be detected when VCC and VBAT are
applied to the device. The controller should initialize the fault register after power up to clear any
false fault reports.
shorted-load fault condition
The TPIC46L01 and TPIC46L02 monitor the drain voltage of each channel to detect shorted-load conditions.
The onboard deglitch timer starts running when the gate output to the power FET transitions from the off state
to the on state. The timer provides a 60-
µs deglitch time, t(STBFM), to allow the drain voltage to stabilize after
the power FET has been turned on. The deglitch time is only enabled for the first 60
µs after the FET has been
turned on. After the deglitch delay time, the drain voltage is checked to verify that it is less than the fault reference
voltage. When it is greater than the reference voltage for at least the short-to-battery deglitch time, t(STBDG), then
FLT flags the microcontroller that a fault condition exists and the gate output is automatically shut off
(TPIC46L01 and TPIC46L03) until the error condition has been corrected.
An overheating condition on the FET occurs when the controller continually tries to reenable the output under
shorted-load fault conditions. When a shorted-load fault is detected while using the TPIC46L02, the gate output
is transitioned into a low-duty cycle PWM signal to protect the FET from overheating. The PWM rate is defined
as t(SB) and the pulse with is defined as tw. It remains in this low-duty cycle pulse state until the fault has been
corrected or until the controller disables the gate output.
The microcontroller can read the serial port on the predriver to isolate which channel reported the fault condition.
Fault bits 0−5 distinguish faults for each of the output channels. When a shorted-load condition occurs with the
TPIC46L01, the controller must disable and reenable the channel to clear the fault register and fault flag. The
TPIC46L02 automatically retries the output and the fault clears after the fault condition has been corrected.
Figure 14 illustrates operation after a gate output has been turned on. The gate to the power FET is turned on
and the deglitch timer starts running. Under normal operation T1 turns on and the drain operates below the
reference point set at U1. The output of U1 is low and a fault condition is not flagged.


유사한 부품 번호 - TPIC46L03DBG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
TPIC46L03DB TI-TPIC46L03DB Datasheet
255Kb / 19P
[Old version datasheet]   6-CHANNEL SERIAL AND PARALLEL LOW-SIDE PRE-FET DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com