전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7898AR-10REEL 데이터시트(PDF) 11 Page - Analog Devices

부품명 AD7898AR-10REEL
상세설명  5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7898AR-10REEL 데이터시트(HTML) 11 Page - Analog Devices

Back Button AD7898AR-10REEL Datasheet HTML 7Page - Analog Devices AD7898AR-10REEL Datasheet HTML 8Page - Analog Devices AD7898AR-10REEL Datasheet HTML 9Page - Analog Devices AD7898AR-10REEL Datasheet HTML 10Page - Analog Devices AD7898AR-10REEL Datasheet HTML 11Page - Analog Devices AD7898AR-10REEL Datasheet HTML 12Page - Analog Devices AD7898AR-10REEL Datasheet HTML 13Page - Analog Devices AD7898AR-10REEL Datasheet HTML 14Page - Analog Devices AD7898AR-10REEL Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
–11–
REV. A
AD7898
CONVST
SCLK
SERIAL READ
OPERATION
CONVERSION
ENDS
3.3 s LATER
OUTPUT
SERIAL
SHIFT
REGISTER
IS RESET
CONVERSION IS
INITIATED AND
TRACK/HOLD GOES INTO
HOLD
READ OPERATION
SHOULD END
100ns
PRIOR TO NEXT
FALLING EDGE OF
CONVST
116
t1
tCONVERT = 3.3 s
100ns MIN
Figure 6. Serial Interface Timing Diagram Mode 0
ZERO
DB11
DB10
DB2
DB0
Z
DB1
ZERO
ZERO
SDATA
FOUR LEADING ZEROS
THREE-STATE
THREE-STATE
SCLK
1
5
15
23
4
16
14
t2
t3
t5
t4
t6
Figure 7. Data Read Operation in Mode 0
Figure 7 shows the timing diagram for the read operation to the
AD7898 in Mode 0. The serial clock input (SCLK) provides
the clock source for the serial interface. Serial data is clocked
out from the SDATA line on the falling edge of this clock and is
valid on both the rising and falling edges of SCLK, depending
on the SCLK frequency used. The advantage of having the data
valid on both the rising and falling edges of the SCLK is that it
gives the user greater flexibility in interfacing to the part and
allows a wider range of microprocessor and microcontroller
interfaces to be accommodated. This also explains the two
timing figures, t4 and t5, that are quoted on the diagram.
The time, t4, specifies how long after the falling edge of the
SCLK the next data bit becomes valid, whereas the time, t5,
specifies for how long after the falling edge of the SCLK the
current data bit is valid. The first leading zero is clocked out on
the first rising edge of SCLK. Note that the first leading zero
will be valid on the first falling edge of SCLK even though the
data access time is specified at t4 for the other bits (see Timing
Specifications). The reason the first bit will be clocked out faster
than the other bits is due to the internal architecture of the part.
Sixteen clock pulses must be provided to the part to access to
full conversion result. The AD7898 provides four leading zeros,
followed by the 12-bit conversion result starting with the MSB
(DB11). The last data bit to be clocked out on the 15th fall-
ing clock edge is the LSB (DB0). On the 16th falling edge of
SCLK, the LSB (DB0) will be valid for a specified time to allow
the bit to be read on the falling edge of the SCLK, then the
SDATA line is disabled (three-stated). After this last bit has
been clocked out, the SCLK input should return low and remain
low until the next serial data read operation. If there are extra
clock pulses after the 16th clock, the AD7898 will start over,
outputting data from its output register, and the data bus will no
longer be three-stated even when the clock stops. Provided the
serial clock has stopped before the next falling edge of
CONVST,
the AD7898 will continue to operate correctly with the output
shift register being reset on the falling edge of
CONVST. How-
ever, the SCLK line must be low when
CONVST goes low in
order to correctly reset the output shift register.
The 16 serial clock input does not have to be continuous during
the serial read operation. The 16 bits of data (four leading zeros
and 12-bit conversion result) can be read from the AD7898 in a
number of bytes.
The AD7898 counts the serial clock edges to know which bit
from the output register should be placed on the SDATA out-
put. To ensure that the part does not lose synchronization, the
serial clock counter is reset on the falling edge of the
CONVST
input, provided the SCLK line is low. The user should ensure
that the SCLK line remains low until the end of the conversion.
When the conversion is complete, the output register will be
loaded with the new conversion result and can be read from the
ADC with 16 clock cycles of SCLK.


유사한 부품 번호 - AD7898AR-10REEL

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7898AR-10REEL AD-AD7898AR-10REEL Datasheet
182Kb / 16P
   5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
REV. A
AD7898AR-10REEL AD-AD7898AR-10REEL Datasheet
243Kb / 17P
   5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
AD7898AR-10REEL7 AD-AD7898AR-10REEL7 Datasheet
182Kb / 16P
   5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
REV. A
AD7898AR-10REEL7 AD-AD7898AR-10REEL7 Datasheet
243Kb / 17P
   5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
More results

유사한 설명 - AD7898AR-10REEL

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7898AR10 AD-AD7898AR10 Datasheet
182Kb / 16P
   5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
REV. A
AD7898 AD-AD7898 Datasheet
184Kb / 16P
   5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
REV. 0
AD7898 AD-AD7898_17 Datasheet
243Kb / 17P
   5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
AD7898 AD-AD7898_15 Datasheet
220Kb / 16P
   5 V, 12-Bit, Serial 220 kSPS ADC in an 8-Lead Package
REV. A
AD7895 AD-AD7895_15 Datasheet
317Kb / 12P
   5 V, 12-Bit, Serial 3.8s ADC in 8-Pin Package
REV. 0
AD7895 AD-AD7895_17 Datasheet
348Kb / 13P
   5 V, 12-Bit, Serial 3.8 ADC in 8-Pin Package
AD7452 AD-AD7452_15 Datasheet
734Kb / 29P
   Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
REV. B
AD7453 AD-AD7453_17 Datasheet
424Kb / 21P
   Pseudo Differential, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
AD7452 AD-AD7452_17 Datasheet
639Kb / 25P
   Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
AD7453 AD-AD7453 Datasheet
253Kb / 20P
   Pseudo Differential, 555 kSPS, 12-Bit ADC in an 8-Lead SOT-23
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com