전자부품 데이터시트 검색엔진 |
|
74HCT4094D 데이터시트(PDF) 5 Page - NXP Semiconductors |
|
74HCT4094D 데이터시트(HTML) 5 Page - NXP Semiconductors |
5 / 23 page 74HC_HCT4094 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved. Product data sheet Rev. 6 — 31 December 2012 5 of 23 NXP Semiconductors 74HC4094; 74HCT4094 8-stage shift-and-store bus register 7. Functional description [1] At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs. H = HIGH voltage level; L = LOW voltage level; X = don’t care; = positive-going transition; = negative-going transition; Z = HIGH-impedance OFF-state; NC = no change; Q6S = the data in register stage 6 before the LOW to HIGH clock transition; Q7S = the data in register stage 7 before the HIGH to LOW clock transition. Table 3. Function table[1] Inputs Parallel outputs Serial outputs CP OE STR D QP0 QPn QS1 QS2 L XXZ Z Q6S NC L XXZ Z NC Q7S HL X NC NC Q6S NC HH L L QPn 1Q6S NC H HHH QPn 1Q6S NC H H H NC NCNCQ7S Fig 7. Timing diagram 001aaf117 CLOCK INPUT DATA INPUT STROBE INPUT OUTPUT ENABLE INPUT INTERNAL Q0S (FF 0) OUTPUT QP0 INTERNAL Q6S (FF 6) OUTPUT QP6 SERIAL OUTPUT QS1 SERIAL OUTPUT QS2 Z-state Z-state |
유사한 부품 번호 - 74HCT4094D |
|
유사한 설명 - 74HCT4094D |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |