전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDB4340 데이터시트(PDF) 10 Page - Cirrus Logic

부품명 CDB4340
상세설명  24-Bit, 96 kHz Stereo DAC for Audio?
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB4340 데이터시트(HTML) 10 Page - Cirrus Logic

Back Button CDB4340 Datasheet HTML 6Page - Cirrus Logic CDB4340 Datasheet HTML 7Page - Cirrus Logic CDB4340 Datasheet HTML 8Page - Cirrus Logic CDB4340 Datasheet HTML 9Page - Cirrus Logic CDB4340 Datasheet HTML 10Page - Cirrus Logic CDB4340 Datasheet HTML 11Page - Cirrus Logic CDB4340 Datasheet HTML 12Page - Cirrus Logic CDB4340 Datasheet HTML 13Page - Cirrus Logic CDB4340 Datasheet HTML 14Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 28 page
background image
CS4340
10
DS297PP3
SWITCHING CHARACTERISTICS (VA = 2.7 V - 5.5 V; Inputs: Logic 0 = 0 V, Logic 1 = VA, CL =
20 pF; for -KS parts TA = -10 to 70°C; for -BS parts TA = -40 to 85°C)
Notes: 11. In Internal SCLK Mode, the Duty Cycle must be 50%
+/− 1/2 MCLK Period.
12. The SCLK / LRCK ratio may be either 32, 48, or 64. This ratio depends on part type and MCLK/LRCK
ratio. (See figures 16-19)
Parameters
Symbol
Min
Typ
Max
Units
Input Sample Rate
Base-Rate Mode
High-Rate Mode
Fs
2
50
-
-
50
100
kHz
kHz
MCLK Pulse Width High
MCLK/LRCK = 512
10
-
1000
ns
MCLK Pulse Width Low
MCLK/LRCK = 512
10
-
1000
ns
MCLK Pulse Width High MCLK / LRCK = 384 or 192
21
-
1000
ns
MCLK Pulse Width Low
MCLK / LRCK = 384 or 192
21
-
1000
ns
MCLK Pulse Width High MCLK / LRCK = 256 or 128
31
-
1000
ns
MCLK Pulse Width Low
MCLK / LRCK = 256 or 128
31
-
1000
ns
External SCLK Mode
LRCK Duty Cycle (External SCLK only)
40
50
60
%
SCLK Pulse Width Low
tsclkl
20
-
-
ns
SCLK Pulse Width High
tsclkh
20
-
-
ns
SCLK Period
MCLK / LRCK = 512, 256 or 384
tsclkw
--
ns
SCLK Period
MCLK / LRCK = 128 or 192
tsclkw
--
ns
SCLK rising to LRCK edge delay
tslrd
20
-
-
ns
SCLK rising to LRCK edge setup time
tslrs
20
-
-
ns
SDATA valid to SCLK rising setup time
tsdlrs
20
-
-
ns
SCLK rising to SDATA hold time
tsdh
20
-
-
ns
Internal SCLK Mode
LRCK Duty Cycle (Internal SCLK only)
(Note 11)
-
50
-
%
SCLK Period
(Note 12)
tsclkw
--
ns
SCLK rising to LRCK edge
tsclkr
--
µs
SDATA valid to SCLK rising setup time
tsdlrs
--
ns
SCLK rising to SDATA hold time
MCLK / LRCK = 512, 256 or 128
tsdh
--
ns
SCLK rising to SDATA hold time
MCLK / LRCK = 384 or 192
tsdh
--
ns
1
128
()Fs
----------------------
1
64
()Fs
------------------
1
SCLK
----------------
tsclkw
2
------------------
1
512
()Fs
----------------------10
+
1
512
()Fs
----------------------15
+
1
384
()Fs
----------------------15
+


유사한 부품 번호 - CDB4340

제조업체부품명데이터시트상세설명
logo
Cirrus Logic
CDB4340 CIRRUS-CDB4340 Datasheet
766Kb / 25P
   24-Bit, 96 kHz Stereo DAC for Audio
CDB4340A CIRRUS-CDB4340A Datasheet
628Kb / 20P
   24-Bit, 192 kHz Stereo DAC for Audio?
CDB4340A CIRRUS-CDB4340A Datasheet
695Kb / 21P
   24-Bit, 192 kHz Stereo DAC for Audio
More results

유사한 설명 - CDB4340

제조업체부품명데이터시트상세설명
logo
Cirrus Logic
CS4340 CIRRUS-CS4340_05 Datasheet
766Kb / 25P
   24-Bit, 96 kHz Stereo DAC for Audio
logo
Texas Instruments
PCM3010DBRG4 TI1-PCM3010DBRG4 Datasheet
616Kb / 35P
[Old version datasheet]   24-BIT STEREO AUDIO CODEC WITH 96-kHz ADC, 192-kHz DAC
TLC320AD77 TI1-TLC320AD77 Datasheet
397Kb / 33P
[Old version datasheet]   24-Bit 96 kHz Stereo Audio Codec
TLC320AD77C TI-TLC320AD77C Datasheet
215Kb / 31P
[Old version datasheet]   24-BIT 96 kHz STEREO AUDIO CODEC
logo
Cirrus Logic
CS4340A CIRRUS-CS4340A_05 Datasheet
695Kb / 21P
   24-Bit, 192 kHz Stereo DAC for Audio
CS4340A CIRRUS-CS4340A Datasheet
628Kb / 20P
   24-Bit, 192 kHz Stereo DAC for Audio?
logo
Analog Devices
AD1871 AD-AD1871 Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit ADC
REV. 0
logo
NXP Semiconductors
UDA1361TS PHILIPS-UDA1361TS Datasheet
97Kb / 20P
   96 kHz sampling 24-bit stereo audio ADC
2001 Jan 17
logo
Analog Devices
EVAL-AD1871EBZ AD-EVAL-AD1871EBZ Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit - ADC
REV. 0
AD1871YRSZ AD-AD1871YRSZ Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit - ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com