전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M-8870-01 데이터시트(PDF) 4 Page - Clare, Inc.

부품명 M-8870-01
상세설명  DTMF Receiver
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CLARE [Clare, Inc.]
홈페이지  http://www.clare.com
Logo CLARE - Clare, Inc.

M-8870-01 데이터시트(HTML) 4 Page - Clare, Inc.

  M-8870-01 Datasheet HTML 1Page - Clare, Inc. M-8870-01 Datasheet HTML 2Page - Clare, Inc. M-8870-01 Datasheet HTML 3Page - Clare, Inc. M-8870-01 Datasheet HTML 4Page - Clare, Inc. M-8870-01 Datasheet HTML 5Page - Clare, Inc. M-8870-01 Datasheet HTML 6Page - Clare, Inc. M-8870-01 Datasheet HTML 7Page - Clare, Inc. M-8870-01 Datasheet HTML 8Page - Clare, Inc. M-8870-01 Datasheet HTML 9Page - Clare, Inc.  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
Pin Functions
Pin
Name
Description
1
IN+
Non-inverting input
Connections to the front-end differential amplifier.
2
IN-
Inverting input
3
GS
Gain select. Gives access to output of front-end amplifier for connection of feedback resistor.
4V
REF
Reference voltage output (nominally VDD/2). May be used to bias the inputs at mid-rail.
5
INH*
Inhibits detection of tones representing keys A, B, C, and D.
6
PD*
Power down. Logic high powers down the device and inhibits the oscillator. Internal pulldown.
7
OSC1
Clock input
3.579545 MHz crystal connected between these pins completes the internal oscillator.
8
OSC2
Clock output
9
VSS
Negative power supply (normally connected to 0 V).
10
OE
Tri-statable output enable (input). Logic high enables the outputs Q1 - Q4. Internal pullup.
11-14 Q1, Q2, Tri-statable data outputs. When enabled by OE, provides the code corresponding to the last valid tone pair
Q3, Q4
received (see Tone Decoding table on page 5).
15
StD
Delayed steering output. Presents a logic high when a received tone pair has been registered and the output latch is
updated. Returns to logic low when the voltage on St/GT falls below VTSt.
16
ESt
Early steering output. Presents a logic high immediately when the digital algorithm detects a recognizable tone pair (signal
condition). Any momentary loss of signal condition will cause ESt to return to a logic low.
17
St/GT
Steering input/guard time output (bidirectional). A voltage greater than VTSt detected at St causes the device to register the
detected tone pair and update the output latch. A voltage less than VTSt frees the device to accept a new tone pair. The GT
output acts to reset the external steering time constant, and its state is a function of ESt and the voltage on St. (See
Common Crystal Connection on page 5).
18
V
DD
Positive power supply. (Normally connected to +5V.)
* -02 only. Connect to V
SS for -01 version
www.clare.com
4
M-8870
Rev. 3
Guard Time Adjustment
Where independent selection of signal duration and
interdigit pause are not required, the simple steering
circuit of Basic Steering
Circuit is applicable.
Component values are chosen according to the formu-
la:
t
REC = tDP + tGTP
t
GTP @ 0.67 RC
The value of tDP is a parameter of the device and
tREC is the minimum signal duration to be recognized
by the receiver. A value for C of 0.1 µF is recommend-
ed for most applications, leaving R to be selected by
the designer. For example, a suitable value of R for a
t
REC of 40 ms would be 300 kΩ. A typical circuit using
this steering configuration is shown in the Single -
Ended Input Configuration on page 4. The timing
requirements for most telecommunication applications
are satisfied with this circuit. Different steering arrange-
ments may be used to select independently the guard
times for tone-present (t
GTP) and tone-absent (tGTA).
This may be necessary to meet system specifications
that place both accept and reject limits on both tone
duration and interdigit pause.
Guard time adjustment also allows the designer to tai-
lor system parameters such as talkoff and noise immu-
nity. Increasing t
REC
improves talkoff performance,
since it reduces the probability that tones simulated by
speech will maintain signal condition long enough to be
registered. On the other hand, a relatively short t
REC
with a long t
DO would be appropriate for extremely
noisy environments where fast acquisition time and
immunity to dropouts would be required. Design infor-
mation for guard time adjustment is shown in the
Guard Time Adjustment below.
Power-down and Inhibit Mode (-02 only)
A logic high applied to pin 6 (PD) will place the device
into standby mode to minimize power consumption. It
Figure 5 Guard Time Adjustment


유사한 부품 번호 - M-8870-01

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
M-8870-01 ETC2-M-8870-01 Datasheet
255Kb / 8P
   DTMF Receiver
logo
Clare, Inc.
M-8870-01 CLARE-M-8870-01 Datasheet
307Kb / 9P
   DTMF Receiver
logo
List of Unclassifed Man...
M-8870-01SM ETC2-M-8870-01SM Datasheet
255Kb / 8P
   DTMF Receiver
logo
Clare, Inc.
M-8870-01SM CLARE-M-8870-01SM Datasheet
307Kb / 9P
   DTMF Receiver
logo
List of Unclassifed Man...
M-8870-01SMTR ETC2-M-8870-01SMTR Datasheet
255Kb / 8P
   DTMF Receiver
More results

유사한 설명 - M-8870-01

제조업체부품명데이터시트상세설명
logo
Sanyo Semicon Device
LC7387M SANYO-LC7387M Datasheet
114Kb / 6P
   DTMF Receiver?
logo
List of Unclassifed Man...
HM9202 ETC1-HM9202 Datasheet
79Kb / 1P
   DTMF RECEIVER
logo
Holtek Semiconductor In...
HT9170B HOLTEK-HT9170B_02 Datasheet
187Kb / 13P
   DTMF Receiver
logo
List of Unclassifed Man...
M-8870 ETC2-M-8870 Datasheet
255Kb / 8P
   DTMF Receiver
logo
ELAN Microelectronics C...
HM9270C EMC-HM9270C Datasheet
66Kb / 10P
   DTMF RECEIVER
logo
List of Unclassifed Man...
MS8870 ETC-MS8870 Datasheet
138Kb / 8P
   DTMF Receiver
logo
Silan Microelectronics ...
SC9270C SILAN-SC9270C Datasheet
177Kb / 12P
   DTMF RECEIVER
logo
Sanyo Semicon Device
LC73872M SANYO-LC73872M Datasheet
115Kb / 6P
   DTMF Receiver?
logo
Holtek Semiconductor In...
HT9170 HOLTEK-HT9170 Datasheet
124Kb / 12P
   DTMF Receiver
logo
Sanyo Semicon Device
LC7385 SANYO-LC7385 Datasheet
164Kb / 7P
   DTMF Receiver
logo
Holtek Semiconductor In...
HT9170B HOLTEK-HT9170B_09 Datasheet
136Kb / 14P
   DTMF Receiver
More results


Html Pages

1 2 3 4 5 6 7 8 9


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com