전자부품 데이터시트 검색엔진 |
|
FIN1215 데이터시트(PDF) 3 Page - Fairchild Semiconductor |
|
FIN1215 데이터시트(HTML) 3 Page - Fairchild Semiconductor |
3 / 20 page © 2003 Fairchild Semiconductor Corporation www.fairchildsemi.com FIN1215 / FIN1216 / FIN1217 • Rev. 1.0.3 3 Transmitters Pin Configuration Figure 3. FIN1217 / FIN1215 (21:3 Transmitter) Pin Definitions Pin Names I/O Type # of Pins Description of Signals TxIn I 21 LVTTL Level Inputs TxCKLIn I 1 LVTTL Level Clock Input; the rising edge is for data strobe TxOut+ O 3 Positive LVDS Differential Data Output TxOut O 3 Negative LVDS Differential Data Output TxCLKOut+ O 1 Positive LVDS Differential Clock Output TxCLKOut- O 1 Negative LVDS Differential Clock Output /PwrDn I 1 LVTTL Level Power-Down Input; assertion (LOW) puts the outputs in high- impedance state PLL VCC I 1 Power Supply Pin for LVDS Outputs PLL GND I 2 Ground Pins for PLL LVDS VCC I 1 Power Supply Pins for LVDS Outputs LVDS GND I 3 Ground Pin for LVDS Outputs VCC I 4 Power Supply Pins for LVTTL Inputs GND I 5 Ground Pins for LVTTL Inputs NC No Connect |
유사한 부품 번호 - FIN1215 |
|
유사한 설명 - FIN1215 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |