전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD808 데이터시트(PDF) 8 Page - Analog Devices

부품명 AD808
상세설명  Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD808 데이터시트(HTML) 8 Page - Analog Devices

Back Button AD808_15 Datasheet HTML 4Page - Analog Devices AD808_15 Datasheet HTML 5Page - Analog Devices AD808_15 Datasheet HTML 6Page - Analog Devices AD808_15 Datasheet HTML 7Page - Analog Devices AD808_15 Datasheet HTML 8Page - Analog Devices AD808_15 Datasheet HTML 9Page - Analog Devices AD808_15 Datasheet HTML 10Page - Analog Devices AD808_15 Datasheet HTML 11Page - Analog Devices AD808_15 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
REV. 0
–8–
AD808
1
2
5
6
7
3
4
8
VEE
SDOUT
NIN
AVCC1
THRADJ
AVEE
AD808
PIN
16
15
12
11
10
14
13
9
R10
154
R9
154
R6 100
C7
R5 100
R1
100
R2
100
C1 0.1 F
DATAOUTN
DATAOUTP
CLKOUTN
CLKOUTP
C5 0.1 F
C2
0.1 F
R4
100
R8 100
R7 100
R3
100
C8
R12
154
TP1
TP2
R11
154
CD
TP7
SDOUT
TP5
TP6
RTHRESH
C11
10 F
C10
GND
R14
49.9
R15
49.9
C12
0.1 F
C4 0.1 F
C3 0.1 F
C6
0.1 F
J1
J2
J3
J4
+5V
TP3
TP4
NOTE: INTERCONNECT RUN
UNDER DUT
VECTOR PINS SPACED FOR RN55C
TYPE RESISTOR; COMPONENT
SHOWN FOR REFERENCE ONLY
VECTOR PINS SPACED THROUGH-HOLE
CAPACITOR ON VECTOR CUPS; COMPONENT
SHOWN FOR REFERENCE ONLY
TP8
J5
C9
R13
301
R16 3.65k
J6
J7
C13 0.1 F
C14 0.1 F
PIN
NIN
50
STRIP LINE
EQUAL LENGTH
NOTE:
C7–C10 ARE 0.1µF BYPASS CAPACITORS
RIGHT ANGLE SMA CONNECTOR
OUTER SHELL TO GND PLANE
ALL RESISTORS ARE 1% 1/8 WATT SURFACE MOUNT
TPxo TEST POINTS ARE VECTORBOARD K24A/M PINS
DATAOUTN
DATAOUTP
VCC2
CLKOUTN
CLKOUTP
VCC1
CF1
CF2
AVCC2
Figure 15. Evaluation Board Schematic
Center Frequency Clamp (Figure 13)
An N-channel FET circuit can be used to bring the AD808
VCO center frequency to within
±10% of 622 MHz when
SDOUT indicates a Loss of Signal (LOS). This effectively re-
duces the frequency acquisition time by reducing the frequency
error between the VCO frequency and the input data frequency
at clamp release. The N-FET can have “on” resistance as high
as 1 k
Ω and still attain effective clamping. However, the chosen
N-FET should have greater than 10 M
Ω “off” resistance and
less than 100 nA leakage current (source and drain) so as not to
alter normal PLL performance.
1
2
5
6
7
3
4
8
16
15
12
11
10
14
13
9
VEE
SDOUT
AVCC2
PIN
NIN
AVCC1
THRADJ
AVEE
DATAOUTN
DATAOUTP
CLKOUTN
CLKOUTP
VCC1
CF1
CF2
VCC2
AD808
N_FET
CD
Figure 13. Center Frequency Clamp Schematic
RBW:
30Hz ST: 3.07 min RANGE: R=
0, T=
0dBm
DIV
20.00m
CD
PEAK
0.047
0.11
0.10
0.07
0.47
0.04
DIV
36.00m
START
STOP
500.000Hz
100 000.000Hz
Figure14. Jitter Transfer vs. CD


유사한 부품 번호 - AD808_15

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD808-622BR AD-AD808-622BR Datasheet
145Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. 0
AD808-622BRRL AD-AD808-622BRRL Datasheet
145Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. 0
AD808-622BRRL7 AD-AD808-622BRRL7 Datasheet
145Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. 0
More results

유사한 설명 - AD808_15

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD807 AD-AD807_00 Datasheet
472Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. B
AD808 AD-AD808 Datasheet
145Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. 0
AD807 AD-AD807_15 Datasheet
472Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. B
AD807 AD-AD807 Datasheet
226Kb / 12P
   Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming
REV. A
logo
Agere Systems
1345 AGERE-1345 Datasheet
98Kb / 12P
   1345-Type Receiver with Clock Recovery and Data Retiming
logo
Micro Linear Corporatio...
ML4622 MICRO-LINEAR-ML4622 Datasheet
170Kb / 8P
   Fiber Optic Data Quantizer
logo
Analog Devices
AD800 AD-AD800_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD802 AD-AD802_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD800 AD-AD800 Datasheet
253Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
logo
Infineon Technologies A...
FOA3251B1 INFINEON-FOA3251B1 Datasheet
600Kb / 25P
   High Speed Clock and Data Recovery for Fiber Optic Applications
V1.0, Aug. 1999
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com